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Abstract
In the modern digital era of big data applications, there is an ever-increasing demand for higher
memory capacity that is both reliable and cost effective. In the domain of non-volatile memory
systems, Flash-based storage devices have dominated the consumer space for the past 15
years and have also entered the enterprise storage system in the past 2-3 years. However, with
Flash memory devices facing serious scalability limits, there is an imminent need to explore
the viability of other non-volatile memory technologies that can replace or complement
Flash-based storage in the near future. Signiﬁcant research efforts have been invested by
various universities and research organization across the globe into realizing the so-called
next-generation memories (NGMs). Phase-change memory is one such technology, which is
viewed as the most promising candidate among the emerging technologies.
Phase-Change Memory (PCM) technology is not new as the principle of storing information
in chalcogenide-based materials was ﬁrst explored in the 1960s. However, with the predomi-
nance of charge-based memory technology (DRAM, Flash storage, etc) thriving thanks to the
technological advancements of metal-oxide semiconductor ﬁeld-effect transistor (MOSFET)
based devices, it was not until the late 90s that renewed interest in the class of phase-change
materials was ignited. This is the same genre of materials as have been widely used in laser-
driven optical storage (rewritable CDs and DVDs) during the past 20 years or so. Although
PCM chips have already been mass-produced by companies like Micron and Samsung, their
capacity was limited as they were based on single-level cell (SLC) storage. The primary re-
search focus of this thesis is on increasing the memory capacity by storing more than one bit
of information per device, known as multilevel-cell (MLC). Achieving MLC capability is quite
challenging, and we disclose some of our signiﬁcant achievements in the realization of MLC
PCM in the past few years.
One of the main concerns for the sustainability of PCM technology is the power-hungry RE-
SET process. Thermoelectric physics in nano-scale PCM devices is shown to play a signiﬁcant
role in the programming of these devices. Interestingly, these effects result in better thermal
conﬁnement and can even pave the way for more power-efﬁcient devices. Therefore, it is high
time that the thermoelectric physics within the devices is completely understood. Reliability
is the other major concern for PCM technology, especially in the realization of multilevel-cell
storage at highly dense PCM arrays. Several MLC-enabling technological advancements that
suppress the drift phenomenon and array variability have been explored in the recent past.
iii
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Although a small number of demonstrations of MLC PCM feasibility have been performed,
there is a need for the holistic application of enabling technologies in order to fully address
the major reliability issues.
In this thesis, a comprehensive thermoelectric model is proposed for investigating the
thermoelectrics physics in PCM device operation. With the increasing role of thermoelectrics
at the smaller technology nodes, the proposed model provides valuable insights for a complete
understanding of device operation. The model is validated by comparing the simulation
results with experimental measurements. The model can also be used for ﬁne-tuning the
material properties, device design and geometry to improve the efﬁcacy of these devices.
In the second part of the thesis, the dominant reliability concerns in PCM technology are
addressed, particularly focusing on MLC operation. We present a readout circuit for PCM
speciﬁcally designed for drift resilience in MLC operation. Drift resilience is achieved through
the use of speciﬁc non-resistance-based cell-state metrics which, in contrast to the traditional
cell-state metric, i.e., the low-ﬁeld electrical resistance, have built-in drift robustness. By
employing novel MLC-enabling techniques, we succeeded in demonstrating for the ﬁrst time,
reliable 3-bits/cell memory density with a data retention of 1 week at temperatures ranging
from 30◦C to 80◦C on devices that had been pre-cycled one million times.
Keywords: Phase-change memory, Multilevel-cell storage, Finite-element method based
thermoelectric modeling of PCM, Drift resilience, Non-resistance cell-state-based readout
metrics for MLC storage, Reliability and data retention analysis at elevated temperature,
Reliable TLC data storage in PCM.
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Zusammenfassung
Im Zeitalter von Big-Data-Anwendungen besteht ein dauernd steigender Bedarf an zuverläs-
sigen und preisgünstigen Datenspeichern mit hoher Kapazität. Im Bereich der nichtﬂüchtigen
Speicher dominieren Flash-basierte Halbleiterspeicher seit 15 Jahren in der Unterhaltungs-
elektronik und bei Konsumgütern. Seit 2-3 Jahren werden sie vermehrt auch im Serverbereich
eingesetzt. Jedoch stossen Flash-basierte Speicher an Grenzen bezüglich ihrer Skalierbarkeit,
deshalb sind Speichertechnologien, die auf anderen Halbleitern basieren und in naher Zukunft
Flash ablösen oder ergänzen können, ein sehr aktives Forschungsgebiet. Weltweiten forschen
Universitäten und industrielle Forschungslabors daran, diese so genannten Next-Generation
Memories (NGM) zu kommerzieller Reife zu bringen. Eine dieser neuen Technologien — und
aus heutiger Sicht der erfolgversprechendste Kandidat — ist die so genannte Phase-Change
Memory (PCM, bzw. Phasenwechselsspeicher) Technologie.
Das Konzept der PCM-Speichertechnologie ist grundsätzlich nicht neu, wurden doch erste
Ideen zur Datenspeicherung in Chalkogeniden bereits in den 1960er Jahren erprobt. Ladungs-
basierte Speichertechnologien, wie DRAM, Flash und andere, waren jedoch aufgrund des
technischen Fortschritts der MOSFET-Transistoren bis in die frühen 90er Jahre vorherrschend
und sehr erfolgreich. In den späten 90er Jahren stiessen dann phasenwechselnde Materiali-
en wieder auf vermehrtes Interesse. Dies ist die gleiche Art von Materialien, wie sie für die
Speicherschicht der vor etwa 20 Jahren eingeführten optischen Speichermedien (wiederbe-
schreibbare CDs, DVD und BluRay-Disks), die mit Laser beschrieben werden, verwendet
wurden. PCM-Chips werden bereits kommerziell hergestellt, zum Beispiel von Micron und
Samsung, weisen aber typischerweise eine beschränkte Speicherkapazität auf, da sie auf
einem gespeicherten Datenbit pro Speicherzelle, also so genannten Single-Level Cell (SLC)
Speichern, beruhen. Der Hauptfokus der vorliegenden Doktorarbeit liegt in der Erhöhung der
Speicherdichte durch die Speicherung mehrerer Datenbits pro Speicherzelle, also so genannte
Multi-Level Cell (MLC) Speicher. Speicherung mittels MLC ist technisch sehr anspruchsvoll,
aber wir haben in den vergangenen Jahren bereits Fortschritte erzielt und wichtige Ergebnisse
hinsichtlich ihrer Realisierung veröffentlicht.
Einer der Gründe für die erwähnten Bedenken gegenüber der PCM-Technologie ist der
RESET-Vorgang der Speicherzellen, welcher einen hohen Energiebedarf aufweist und somit
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die Lebensdauer der Speicherzellen beeinﬂusst. Thermoelektrische Vorgänge im Nanometer-
Grössenbereich innerhalb der PCM-Zellen spielen nicht nur eine wichtige Rolle bei deren
Programmierung, sondern sind auch ein wesentlicher Faktor bezüglich der Energieefﬁzienz.
Daher ist wichtig, zu einem umfassenden Verständnis der thermoelektrisch-physikalischen
Aspekte und Vorgänge in den PCM-Zellen zu gelangen. Ein weiterer kritischer Faktor in der
PCM-Technologie ist die Zuverlässigkeit, speziell bei MLC-Anwendungen für hohe Speicher-
dichten. Verschiedene technologische Fortschritte wurden erzielt, welche die Empﬁndlichkeit
in Bezug auf Drift und Zellvariationen verringerten. Ebenso wurde die prinzipielle Machbar-
keit von MLC PCM bereits gezeigt, allerdings sind umfassende anwendungsnahe Messungen
notwendig, um die kommerzielle Reife und Brauchbarkeit der MLC-PCM-Technologie zu
demonstrieren.
In der vorliegenden Arbeit wird ein umfassendes, thermoelektrisches Simulationsmodell
vorgestellt, das die physikalischen Vorgänge innerhalb der PCM-Zellen erklärt. Da thermo-
elektrische Vorgänge bei immer kleineren Technologiedimensionen eine immer wichtigere
Rolle spielen, erlaubt es dieses Simulationsmodell, die Vorgänge besser zu verstehen und vor-
auszusagen. Das Modell und dessen Simulationsergebnisse wurden mit experimentellen Mes-
sungen veriﬁziert. Das Modell ermöglicht eine genau Abstimmung von Materialeigenschaften,
Zellgeometrie und Zellstruktur, um die Funktionalität und die Efﬁzienz der PCM-Zellen zu
verbessern.
Wir stellen insbesondere auch einen Ausleseschaltkreis (readout circuitry) für PCM vor,
der speziell hinsichtlich seiner Resilienz gegenüber Drift für MLC-Anwendungen entworfen
wurde. Diese Resilienz wird durch die Verwendung einer Cell-State-Metrik erzielt, die nicht auf
Basis des Widerstands beruht und somit eine inhärente Robustheit gegenüber Drift aufweist.
Herkömmliche Cell-State-Metriken basieren auf dem elektrischen Widerstand bei schwachen
Feldern. Im zweiten Teil der Doktorarbeit werden wichtige Aspekte, die die Zuverlässigkeit
der PCM-Technologie beeinﬂussen, speziell auch für die MLC Anwendung, diskutiert. Durch
die Anwendung neuartiger Techniken zur Ansteuerung der PCM-Zellen konnte erstmals die
Zuverlässigkeit von PCM zur Speicherung von 3+ Bits/Zelle bei einer Datenerhaltung 1 Woche
im erhöhten Temperaturbereich zwischen 30◦C bis 80◦C demonstriert werden — und zwar
mit PCM Zellen, die bereits eine 1 Million Zyklen durchlaufen hatten.
Keywords: Phase-Change Memory, Multilevel-Cell storage, Finite-element method based
thermoelectric modeling of PCM, Drift resilience, Non-resistance cell-state-based readout
metrics for MLC storage, Reliability and data retention analysis at elevated temperature,
Reliable TLC data storage in PCM.
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1 Introduction
This thesis focuses on the modeling and reliability framework for multilevel cell (MLC) Phase-
Change Memory (PCM) technology. The ﬁrst half of the thesis proposes a comprehensive
ﬁnite-element method based modeling and simulation approach to gain a complete under-
standing of the PCM device operation. Special focus is on modeling the thermoelectric physics
in the nano-scale PCM devices, and the model is validated by comparing the results with
experimentally measured data. The second half of the thesis deals with various reliability con-
cerns affecting the realization of MLC in PCM. Novel MLC enabling technologies are presented
and their performance is studied to demonstrate the viability of MLC PCM technology.
In this introductory chapter, I present a brief background about the thesis topic and the
main motivation for pursuing this research topic. Speciﬁcally, the following concepts will be
described: Classiﬁcation of memory hierarchy, brief introduction of some of the emerging
non-volatile memory technologies, need for an universal memory, basic concept and prop-
erties of PCM, MLC storage operation in PCM, state-of-the-art modeling approaches, and
reliability concerns of MLC PCM. Finally, the main goal of the thesis is given, followed by my
contributions to this thesis, and the organization of the thesis described.
1
Chapter 1. Introduction
1.1 Semiconductor Memory
Semiconductor memories are usually considered to be the most outstanding microelectronic
component of a modern digital world. In the current era of big-data storage applications,
modern digital systems require the capability of storing and retrieving large amounts of infor-
mation (data) within a short span of time (high bandwidth). Memories are devices, circuits
or systems that are capable of storing huge amounts of digital information at high density
(GB/mm2). Traditionally, these memory systems are all based on semiconductor device-based
technology, and a recent survey indicates that roughly 40% of the worldwide semiconductor
business is focused on storage-speciﬁc applications. Over the years, technology advancements
have driven the capacity and performance of memory systems to greater heights. Also, the
rapid growth and demand associated with these memories have led to the emergence of new
memory technologies.
These memories are essential for data storage in all microprocessor-based applications, rang-
ing from satellites, data centers to consumer-level electronic gadgets (such as laptops, tablets,
smart-phones, digital cameras, music players, etc.). Typically, a semiconductor memory
device stores digital information, either ‘0’ or ‘1’ in a structure that can be rapidly switched
between two readily distinguishable states. Current state-of-the-art memory technologies
(SRAM, DRAM, Flash memory, etc) are all based on the presence or absence of electrical charge
in a tiny conﬁned region of the memory device.
In the past decades, the semiconductor memory industry has seen regular technological
advancements to smaller device dimensions, thereby closely following Moore’s law. This march
towards smaller dimension enables us to attain higher capacity, thereby increasing system
functionality. Numerous innovations in memory technology are reﬂected in the continuous
advancements in achieving high-density, high-data-rate and low-power memory systems, in
the course of which the design rule has shown a considerable scaling from the micrometer
regime down to few tens of nanometers. Such technological advancements achieved via
scaling for higher densities and faster speeds, helped establish the performance standards for
most of our modern-day electronic gadgets and devices.
1.2 Classiﬁcation of Memory Hierarchy
The profound success of modern-day computer technology stems from the tremendous
progress achieved in the storage technology space. Early computers had a few kilobytes of
random-access memory. The earliest IBM PCs did not even have a hard disk. That changed
with the introduction of the IBM PC-XT in 1982, with its 10-megabyte disk. By the year 2015,
typical machines had 100,000 times as much disk storage, and the amount of storage has
increased by a factor of 2 every couple of years for the past three decades.
In the real world, a storage system is a hierarchy of storage devices with different capacities,
costs and access times. The storage hierarchy is designed to bridge the performance gap
2
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between the fast central processing units (CPUs) and the slower memory and storage tech-
nologies, while keeping overall system costs down. A simpliﬁed memory hierarchy of current
digital systems is shown in Fig. 1.1. Fast accessible memory systems are used to support the
CPUs (SRAM and DRAM). To store data for longer times, slower and cheaper storage devices
are used (Flash and hard-disk drives).
On-chip
Cache
Main Memory
Mass storage
SRAM
DRAM
Flash
HDD
Sp
ee
d,
 C
os
t p
er
 b
it
Capacity
Figure 1.1: Simpliﬁed storage hierarchy of the modern digital systems.
Based on the type of data storage and the speed of data-access mechanisms, semiconductor
memories can be broadly be classiﬁed into the following two main categories:
• Random-Access Memory or Volatile memory
• Read-Only Memory or Non-Volatile memory
1.2.1 Volatile Memory
Random-access memory (RAM) comes in two varieties—static and dynamic. Static RAM
(SRAM) is faster and signiﬁcantly more expensive than Dynamic RAM (DRAM). SRAM is
mainly used as cache memories, both on and off the CPU chip. DRAM is typically used as the
main memory in modern systems. Typically, a desktop system will have no more than a few
megabytes of SRAM, but hundreds or even thousands of megabytes of DRAM.
1.2.1.1 Static-RAM
In Static Random-Access Memory (SRAM), the logical information is stored by setting the logic
state of a bistable ﬂip-ﬂop. It uses four transistors, which form two cross-coupled inverters, to
store 1 bit of data. This storage cell has two stable states, which are used to denote ‘0’ and ‘1’.
Two additional transistors serve to control the access to a required storage cell during read
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and write operations. Provided the device is powered ON, this circuit has the property that it
can stay indeﬁnitely in either of two different voltage conﬁgurations or states.
1.2.1.2 Dynamic-RAM
Dynamic random-access memory (DRAM) is a type of random-access memory that stores
each bit of data in a MOS capacitor. The capacitor can be either charged or discharged,
and these two states represent the two values of a bit, conventionally called ‘0’ and ‘1’. As
capacitors suffer from charge leakage, the stored information eventually fades over time unless
the capacitor charge is refreshed periodically.
1.2.1.3 Applications
SRAMs are widely used in computers as high-performance Level1 (L1) and Level2 (L2) cache.
These SRAMs typically run at the CPU clock speed, so that the access times are on the order of
a few nanoseconds. The current performance of SRAM is hard to match for any other memory
technology. They are also used in combination with NOR ﬂash in consumer electronics. DRAM
is a reliable and proven technology, and has been used in computers since the early 1970s. But
the DRAM developers are facing their difﬁcult times with various scaling issues associated
with storage interference, device leakage, etc.
1.2.2 Read-OnlyMemory
Unlike the RAM, Read-Only Memory (ROM) or Non-Volatile Memory (NVM) has the ability to
retain the stored information even after the electrical power is turned off. It can be broadly
divided into the following categories:
• Mask-programmed ROM: The required contents of the memory are programmed during
fabrication
• Programmable ROM (PROM): The required contents are written in a permanent way by
burning out internal interconnections (fuses). It is a one-off procedure.
• Erasable PROM (EPROM): Data is stored as a charge on an isolated gate capacitor of a
ﬂoating-gate transistor. Data can be erased by exposing the PROM to ultraviolet light.
• Electrically Erasable PROM (EEPROM): It is also based on the concept of charge stor-
age on the ﬂoating-gate transistor. However, the contents can be erased by applying
electrical pulses. These memories are very important data storage devices for mobile
applications. A typical example is Flash memories.
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1.2.2.1 Flashmemory
Flash memory is a non-volatile memory technology that can be electrically erased and repro-
grammed. In today’s world, Flash memory dominates the storage space and is easily one of
the most successful non-volatile memory technology to date. Flash memory has become a
powerful and cost-effective solid-state storage technology widely used in mobile electronics
devices and other consumer applications. Lately, Flash can also be found in enterprise storage
systems, such as hybrid- and all-Flash arrays.
Flash memory is based on the ﬂoating-gate memory technology, where charges are stored at
the ﬂoating gate which is electrically insulated by insulators, – i.e., a tunnel oxide and an oxide-
nitride-oxide dielectric (ONO). Figure 1.2 depicts a typical Flash memory device, which is
basically a ﬂoating-gate MOS transistor, i.e., a transistor with the ﬂoating gate (FG) completely
surrounded by dielectrics and electrically governed by a capacitively coupled control gate (CG).
Being electrically isolated, the charge injected into the FG remains there, allowing modulation
of the “apparent” threshold voltage (seen from the CG) of the cell transistor [Bez et al., 2003].
Control Gate
Floating Gate
Source
N+
Drain
N+
P substrate
Tunnel oxide
ONO dielectric
Figure 1.2: Simpliﬁed device structure of the ﬂoating-gate MOS transistor. The ﬂoating gate is
electrically insulated and stores the charge for data storage.
Two major forms of Flash memory, NAND Flash and NOR Flash, have emerged as the dominant
varieties mainly used in portable electronics devices. NAND Flash, which was designed with
a very small cell size to enable a low cost-per-bit of stored data, has been used primarily
as a high-density data storage medium for consumer devices, such as digital cameras and
USB solid-state disk drives. NOR Flash has typically been used for code storage and direct
execution in portable electronics devices, such as cellular phones and PDAs.
MLC& 3DNAND Flash Charges are pushed into or pulled out of the ﬂoating gate, by either
carrier tunneling via the high electric ﬁeld across the tunnel oxide or hot electron generation
in the Si channel so that they have a large enough energy to overcome the energy barrier of
the tunnel oxide. The advantage of ﬂoating-gate memory is that its simple layout pattern
allows not only small cell sizes in terms of F2, where F is the minimum lithographic feature
size, but also small F, which results in low cost per bit. Multi-level capability achieved by
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precisely controlling the number of charges stored in the ﬂoating gate further decreases the
cost per bit [Ricco et al., 1998; Sako et al., 2015]. Consequently, NAND ﬂash has achieved the
highest density among mainstream solid-state memory devices. However, ﬂash memory is
facing serious limitations in terms of scaling challenges. Scaling of the transistor gate size
decreases the number of charges that can be reliably stored in the ﬂoating gate [Kim et al.,
2005]. Given the issue of increasing leakage current at smaller dimensions, the retention time
of stored charges decreases drastically. This is more serious for multi-level cells realizations
because of the minimal difference in the number of charges stored in each level. 3D stacking
provides an alternate scaling solution and is attracting increasing attention [Goda, 2013]. In
3D NAND, the physical cell size is decoupled from the effective cell size by stacking multiple
layers. This enables effective NAND size scaling without degrading cell performance and
reliability. However, 3D process integration could introduce new sources of cell degradation.
1.2.3 Need for universal memory
From the memory hierarchy classiﬁcation, it is evident that multiple forms of memory are
currently being used to cater the speciﬁc needs of modern digital systems. However with the
traditional memory technologies (DRAM, SRAM and Flash) suffering from scalability limita-
tions, a new class of memory called ’universal memory’ is gaining momentum. The expected
characteristics of such a universal memory concept include high memory capacity (achievable
at low cost), high operational bandwidth (high-speed read and write operations), low power
consumption (both access and standby power for energy efﬁciency), random accessibility,
non-volatile storage, excellent scaling properties down the technology node, and inﬁnite
endurance. These characteristics allow the universal memory to meet the requirements of a
wide range of applications from large, expensive, enterprise-grade storage systems to low-cost,
ubiquitous, consumer-grade hand-held electronic devices.
Thus, the evolving next-generation non-volatile memory technologies (NVMs) should be
more scalable than conventional NAND Flash to attain the higher densities offered by future
nano-scale technology nodes. There is a need for a memory that can offer better endurance
cycles, data retention and I/O performance than state-of-the-art ﬂash, to reduce costs while
increasing the performance. The emergence of such non-volatile solid-state memory tech-
nology that can combine high performance, high density and low-cost could also bring some
healthy changes in the memory/storage hierarchy throughout all computing platforms, rang-
ing from mobile phones all the way up to high performance computing (HPC) applications.
Also, if the cost-per-bit could be driven low enough through ultra-high memory capacity,
such a memory could ultimately displace the traditional magnetic hard-disk drives (HDD) in
enterprise storage server systems. Though Flash is already doing that today to a certain extent,
majority of the enterprise storage is still based on HDD.
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1.2.3.1 Storage Class Memory (SCM)
An interesting region to observe in the memory and storage hierarchy is the gap in terms
of performance (latency) between the disks and the rest of the system, which continues to
widen rapidly. Research and development efforts are underway on several novel non-volatile
memory technologies that not only complement the existing memory and storage hierarchy
but also reduce the distinctions between memory (fast, expensive, evanescent) and storage
(slow, inexpensive, permanent). This newer class of emerging non-volatile memories that are
capable of cater to future memory demands and bridging the gap between the conventional
HDDs (storage) and solid-state memories are called “Storage Class Memory” (SCM).
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Figure 1.3: Distinction between the access times for various storage and memory technologies,
both in nanoseconds and in terms of human perspective. For the latter, all times are scaled by
109 so that the fundamental unit of a single CPU operation is analogous to a human making a
one-second decision.
SCM combines the beneﬁts of a solid-state memory, such as high performance and robustness,
with that of the archival capabilities and low cost requirements of the conventional HDD mag-
netic storage. Typically, SCM class of memory includes the non-volatile memory technology
that could be manufactured at an extremely high effective area density, using combination
of sub-lithographic patterning techniques, multilevel cell and multiple layers of devices (3D
stacking).
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1.3 Emerging non-volatile memory technologies
Beyond the near future, there is an uncertainty that prevails regarding most of the present day
memory technologies. The uncertainty is primarily due to the scalability issues associated
with these charge-based memories. Given these difﬁculties in scaling to future technology
nodes, ﬂash researchers are already struggling to maintain the speciﬁcations (such as write
endurance, retention of heavily cycled cells and write/erase performance), let alone improve
them. Although researchers have demonstrated reliable ﬂash storage in isolated devices in the
sub-20-nm regime, mass production and continued scaling are still a major concern [Goda,
2013]. At the same time, that ﬂash is struggling to maintain the current levels of reliability and
performance while increasing density, new application areas are opening up for which these
speciﬁcations are just barely adequate.
Thus, there is a need for a transition from conventional charge-based memory to emerging
resistive-based memory. Charge-based memories require discrete amounts of charge to in-
duce a voltage, which is detected during readout. For example, in the non-volatile space, ﬂash
memories must precisely control the discrete charge placed on a ﬂoating gate, whereas, in
volatile main memory, DRAM must not only place charge in a storage capacitor, but also miti-
gate sub-threshold charge leakage through the access device. Capacitors must be sufﬁciently
large to store charge for reliable sensing, and transistors must be sufﬁciently large to exert
effective control over the channel. Given these challenges, scaling DRAM beyond 10 nm will
be increasingly difﬁcult [Frank et al., 2001; Park, 2015].
In contrast, resistive-based memories use electrical current to induce a change in atomic
structure while programming, which impacts the resistance detected during data retrieval.
Resistive memories are amenable to scaling because they do not require precise charge place-
ment and control. Programming mechanisms, such as current injection, scale with cell size.
Phase-change memory (PCM), Resistive RAM (RRAM), Magnetoresistive RAM (MRAM) and
ferroelectric RAM (FeRAM) are some examples of emerging resistive memory technologies. Of
these, PCM is closest to realization and imminent deployment as a NOR ﬂash replacement.
1.3.1 Ferroelectric RandomAccess Memory (FRAM)
Ferro electric random access memory (FRAM or FeRAM) is an emerging non-volatile memory
which uses the polarization property of the ferroelectric thin-ﬁlm material placed between
two electrodes (Fig. 1.4). Transistors are used as access devices, and the device structure
closely resembles that of the DRAM structure. However, FRAM offers non-volatile data storage
and is considered to be signiﬁcantly more energy efﬁcient than the other conventional non-
volatile memories. In typical devices, lead zirconate titanate (PbZrTiO3, PZT) is used as the
ferroelectric material, while other materials are currently being explored [Moise et al., 2002;
Qazi et al., 2011].
In the presence of an electric ﬁeld across the electrodes, the material will change its dipole
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Figure 1.4: (a) Device structure of FRAM cell. (b) Atomic structure of the ferroelectric material.
The center atom can be moved by applying an electric ﬁeld, and the movement can be sensed
by the current displacement.
direction, which can be sensed electrically. The dipole can be moved up or down by varying
the electric ﬁeld, which can be sensed by the displacement current due to the charge spike.
It is this property that provides the non-volatility and requires only minimal power for data
storage. However, one disadvantage of FRAM is its destructive read cycle. The readout process
involves writing a bit to each cell; if the state of the cell changes, then a small current pulse is
detected, indicating that the cell was in the OFF state. FRAM has very high endurance, fast
read/write access (faster than Flash memory) and extremely low power consumption. Owing
to its large cell size, it is expected to used in the products targeting some niche applications.
1.3.2 Magneto-resistive RandomAccess Memory (MRAM)
Magneto-resistive random-access memory (MRAM) uses the direction of the magnetization
(polarization) property of the material to store information. The magneto-resistance can be
used as the readout information. Figure 1.5 illustrates the device structure, consisting of two
ferromagnetic layers separated by a thin tunnel barrier layer [Bette et al., 2003; Wolf et al.,
2010]. The resistance of this magnetic tunnel junction (MTJ) is either low or high based on
whether the relative polarization between the two magnetic layers is parallel or anti-parallel.
Some of the properties of MRAM include fast programming and readout access (in tens
of nanoseconds), low operating voltage, high endurance (∼ 1015), and good data retention
characteristics. However, typical drawbacks include the large programming current and power
requirement. Also, the device size is relatively large compared with other competing memory
devices. In terms of scaling, MRAM requires a large peripheral circuitry to sense the relatively
small resistance difference between parallel and anti-parallel states.
1.3.2.1 Spin-Transfer Torque RandomAccess Memory (STT-RAM)
STT-RAM is a form of MRAM that uses the spin-transfer torque to re-orient the free layer
by passing a large, directional write current through the MTJ. Direct current-driven magne-
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Figure 1.5: Device structure of MRAM cell.
tization in STT-RAM is expected to make it possible to decrease the programming current
substantially and to continue the scaling of magnetic random access memory [Chen et al.,
2010]. Considering the fact that the device size is still larger in F 2, they will be mostly relevant
for embedded storage applications.
1.3.3 Resistive RandomAccess Memory (RRAM)
The device structure is simply an oxide material sandwiched between two metal electrodes,
called the metal–insulator–metal (MIM) structure as shown in Fig. 1.6. The device structure
involves various mechanisms such that they show a distinct difference in resistance upon
application of a current or voltage pulse.
Numerous materials (insulators–metal oxides) have been reported to show resistance switch-
ing behavior including NiO [Baek et al., 2004], TiO2 [Baek et al., 2004], PCMO - (Pr,Ca)MnO3
[Zhuang et al., 2002], and STO - SrTiO3:Cr [Watanabe et al., 2001; Beck et al., 2000]. Also, the
switching behavior depends not only on the sandwiched oxide materials, but also on the
choice of metal electrodes and their interfacial properties [Waser, 2009].
Various mechanisms are believed to be responsible for the resistance change in these mate-
rials, such as thermally induced formation and resolution of a conductive ﬁlament and ion
migration combined with redox processes [Wong et al., 2012; Marinella, 2014]. RRAM Mem-
ories are still at their early research phase and therefore, it is too early to conclude whether
these memories can become mainstream memory devices. However, early research results
show that they have a strong potential to be low-power-operable, highly scalable and achieve
ultra-high memory capacity.
The potential scalability to the nanometer regime is one of the key motivations that push the
development of RRAM technology. Lee et al. successfully triggered localized switching events
in NiO memory by manipulating C-AFM, thus showing that the size of CF can be less than 10
nm [Lee et al., 2009]. Apart from scaling, the RRAM technology is also capable of modulating
10
1.3. Emerging non-volatile memory technologies
Bit
 line
Word line
Source
N+
Drain
N+
P substrate
ONO dielectric
Top electrode
Bottom electrode
Metal oxide
Figure 1.6: Typical device structure of RRAM memory cell. The resistive metal oxide is sand-
wiched between the top and the bottom electrode.
Figure 1.7: Various redox mechanisms believed to be responsible for resistive switching in the
metal oxides [Marinella, 2014].
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the resistance levels, favoring MLC operation. Different material and electrode combinations
are currently being explored for precise controllability of the resistance to achieve multilevel
operation [Terai et al., 2010]. The largest number of resistance levels reported so far are
ﬁve levels, without veriﬁcation for the HfOx memory [Lee et al., 2008]. They also exhibit
good endurance cycles. Lee et al. demonstrated an endurance of 1010 cycles using 40 ns
program/erase pulses while simultaneously maintaining a resistance ratio of 20 in HfOx-based
memory devices [Lee et al., 2010]. Chip-level demonstrations have been made, conﬁrming that
these devices are CMOS-compatible [Fackenthal et al., 2014]. With all the desired capabilities
and features, they are believed to have huge potential for mass production in the near future.
1.3.4 Phase-Change RandomAccess Memory (PCRAM)
Phase-Change Random-Access Memory (PCRAM) is one of the emerging non-volatile mem-
ory technology based on a chalcogenide alloy (combination of Germanium, Antimony and
Tellurium) material, where the data is stored on the resistance of these materials [Wong et al.,
2010; Burr et al., 2010]. These materials are similar to those commonly used in optical storage
devices such as compact discs. PCRAM exploits the unique behavior of the phase-change
materials. Electrical switching in chalcogenide glasses was ﬁrst reported as early as 1960
[Ovshinsky, 1968]. However it was only in the past decade that renewed interest was shown in
these materials owing to the electrical switching capability of the nano-scale volume of these
materials.
These materials exhibit two easily inter changeable stable states with distinct physical prop-
erties, namely, the crystalline (low-resistiviy) and the amorphous (high-resistiviy) state. The
phase transition between these two states is achieved through Joule heating, resulting from the
current ﬂowing through the material. In recent times, they have attracted signiﬁcant research
interest because of their desirable features.
The features of PCM are very impressive, and make it one of the top contenders among the
emerging non-volatile memory technologies. The technology is sufﬁciently mature enough
and chip-level demonstrations with large memory density have already been made [Close et al.,
2013; Kim et al., 2010; Bedeschi et al., 2009]. It is one of the most promising candidates that
can overcome the performance and scalability limits of the almost universal ﬂash memories.
Recent developments have shown that one can attain even higher density through the use
of intermediate resistance states, known as multilevel-cell (MLC) operation [Bedeschi et al.,
2009]. The modeling and reliability aspects of MLC PCM are the focus area of this thesis.
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Attributes FRAM MRAM RRAM PCM
Non-Volatile Yes Yes Yes Yes
Cell Size
Large
(20-40F 2)
Medium
(6-12F 2)
Medium
(6-12F 2)
Good
(4-6F 2)
2014
latest tech. node 130 nm 90 nm 45 nm 45 nm
Write latency ≈50 ns ≈10 ns ≈20 ns ≈80-100 ns
Endurance High (1012) High (1012) Low (105-106) Medium (108)
Power Low Medium/Low Low Medium
Cost/GB High Medium Medium Medium
Suppliers — Everspin Adesto Micron, Samsung
Table 1.1: Basic comparison of the emerging non-volatile memory technologies [Meena et al.,
2014]. The characteristics of PCM look quite promising, making it a top contender for future
storage applications.
1.4 Phase-ChangeMemory Technology
1.4.1 Concept
Phase-Change Memory (PCM) is a class of non-volatile solid-state memory technologies,
developed by exploiting the unique behavior of the chalcogenide materials [Ovshinsky, 1968].
Although the principle of reversible electrical switching in phase-change materials have been
demonstrated as early as 1960, it did not kindle much interest owing to its very low crystal-
lization speed. Renewed interest in PCM technology was triggered only after the discovery
of materials such as Ge2Sb2Te5, which are capable of fast crystallization (<100 ns). These
discoveries led to the widespread use of these materials in the optical re-writable high-density
data storage technologies (DVDs, CDs and Blu-Ray). Currently, electrical pulses are used to
achieve memory switching in nano-scale volume of these materials to achieve high memory
density.
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Figure 1.8: (a) The cross-section schematic of the conventional mushroom topology PCM
device. The electrical current ﬂows through the phase-change material between the top
electrode and the heater. Joule heating in the phase-change material closer to the heater
results in the active region. (b) TEM image of the mushroom-type device [Source: IBM T. J.
Watson Research Center, USA.]. (c) Two stable states of PCM, which can be interchangeably
switched by the application of suitable electrical pulses.
1.4.2 Basic characteristics of PCM
PCM technology is based on a chalcogenide alloy (typically Ge2Sb2Te5, GST) material sand-
wiched between the top and the bottom electrodes. Figure 1.8 depicts a typical mushroom-
topology PCM device. These materials exhibit two stable states, namely, a low-resistive
crystalline state and high-resistive amorphous state. The capability to store data arises from
the large resistance contrast these materials exhibit between these two states. Typically, the
resistance in the crystalline state is three to four orders of magnitude lower than that of the
amorphous state, implying that they have a high ON/OFF ratio of their resistance.
When an electrical pulse is applied, the Joule heating generated by the current ﬂow can heat
up the material and can bring about the phase transition. By the application of appropriate
electrical pulses, the device can be set into either the low-resistance state (SET) or the high-
resistance state (RESET).
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1.4.3 SET and RESET Operation
The phase-transition process between the amorphous and the crystalline state is illustrated in
Fig. 1.9. During the SET operation, the phase-change material is crystallized by applying an
electrical pulse that heats a signiﬁcant portion of the cell above its crystallization temperature.
In the RESET operation, a short and high-amplitude current pulse is applied, so that the
molten material quenches into the high-resistance amorphous state. The read operation can
be performed by measuring the resistance at low voltage, such that the state of the device is
not disturbed. These operations are summarized in Fig. 1.9. The overall operating speed of
the PCM devices could be determined by taking into account the following steps:
1. Read
The Read operation depends on the speed with which two (or more) resistance states
can be reliably distinguished. Thus it is dominated by the readout architectures, circuit
considerations such as bit-line capacitance, electrical circuit noise, etc.
2. RESET programming
The high-resistance amorphous state can be attained by heating the material above its
melting temperature by a short-duration electrical pulse, followed by rapid cooling. The
kinetics of attaining the RESET state is quite fast. Electrical pulses as short as 400 ps
have been shown to switch GST into the amorphous state [Wang et al., 2008].
3. SET programming
The kinetics of crystalline formation is much slower than that of the amorphous state.
Therefore, the SET operation dictates the write-speed performance of the PCM, as the
required pulse width depends on the crystallization speed of the phase-change material
[Krebs et al., 2008]. Thus, the crystallization process determines the achievable write
bandwidth.
1.4.3.1 Crystallization temperature
A particularly important property of phase-change materials is the crystallization temperature.
This is the lowest temperature at which the crystallization process becomes more favorable.
It is typically measured by raising the temperature slowly while monitoring the crystallinity
(either looking for X-ray diffraction from the crystalline lattice or the associated large drop in
resistivity). The time and temperature required for crystallization are critical factors as they
deﬁne the write bandwidth and the limits of reliable data storage.
1.4.3.2 Threshold switching voltage
The active material in an electrical PCM device needs to be switched between the low conduc-
tive amorphous and the highly conductive crystalline phase. This is done via Joule heating due
to an electric current that passes through the memory cell. Because of the high conductivity
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Figure 1.9: SET and RESET programming pulses for the phase transition. To SET a device into
the crystalline state (green), an electrical pulse is applied such that the Joule heating power
heats up the material into the regime of fast crystallization (red). To RESET the device into the
amorphous state (orange), a sharp pulse of higher amplitude is applied that heats the material
over the melting temperature Tm , followed by rapid cooling. To read the device content, a
low-power pulse is applied that does not heat the material signiﬁcantly.
in the crystalline state a sufﬁcient amount of power (I 2R) can easily be attained via an electric
current. In the high-resistive amorphous state, however a large voltage needs to be applied to
have a substantial current ﬂow for Joule heating.
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Fortunately, in 1968 Ovshinsky observed that the conductivity of the amorphous state in-
creases vastly at a certain voltage called threshold voltage [Ovshinsky, 1968]. It was also
observed that the current exhibits a highly non linear dependence on the applied voltage
in both the low conductive amorphous state and the high conductive crystalline state. The
threshold switching phenomenon is described in detail in Section 2.3.1.2.
1.4.4 Properties of Phase-ChangeMemory
PCM is a non-volatile memory technology with fast read/write access, typically on the order of
100-200 ns for single-level cell (SLC) operations [Wong et al., 2010]. The crystallization process
deﬁnes the speed of operation and the RESET operation, is the power-hungry process as it
involves heating the phase-change material above its melting temperature.
The wide separation between the SET and RESET states in terms of resistance, ensures that
there is sufﬁcient noise margin during fast readout operations. The devices can be pro-
grammed to any desired state by application of suitable electrical pulses. The stored data can
be readout without disturbing the current cell content.
PCM cells have high endurance (on the order of 108), allowing many switching cycles between
the SET and RESET states. They also have long data retention periods. Data retention ba-
sically depends on the cell’s ability to retain the amorphous state by avoiding unintended
crystallization. One important feature of PCM is that data retention is independent of the
endurance, which means the date retention time will be identical, irrespective of the history
of programming cycles between the SET and RESET states. The typical criterion of 10 years of
data retention at 85◦C have easily been met by PCM technology [Pirovano et al., 2004; Gleixner
et al., 2007].
The technology is CMOS-compatible, and the PCM devices are fabricated on a layer that
can be introduced between the front end of line (FEOL) and the back end of line (BEOL) of
the standard CMOS technology [Breitwisch et al., 2007]. Figure 1.10 shows the transmission
and scanning electron microscope (TEM & SEM) images of a cross section of a PCM array,
integrated in a 90-nm CMOS process ﬂow. Also, experiments have veriﬁed that PCM is a very
promising technology with respect to scalability. Xiong et al. experimentally demonstrated
phase-change switching at the 10-nm scale using nanowire electrodes [Xiong et al., 2011]. This
is one of the most desirable feature, while other technologies are limited by serious scalability
issues (eg., Flash memory).
One of the key features of PCM that made it even more attractive among its competitors is
the possibility of storing additional information in the intermediate resistive levels, typically
knowns as multilevel-cell (MLC) storage. The ability to store and retain more than one bit
of information per cell (MLC operation) is of signiﬁcant importance, as this increases the
effective memory density. Close at el. demonstrated a fully functional 256-Mcell chip with
more than 2-bits/cell memory capability [Close et al., 2013]. Overall, PCM is one of the most
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Figure 1.10: (a) Transmission electron microscopy (TEM) image of PCM cells and illustrative
schematic across the bit-line (BL) direction. (b) Scanning electron microscope (SEM) image of
a cross section of the PCM array, integrated in a 90-nm CMOS process ﬂow, in the word-line
(WL) direction.
promising candidates that can overcome the performance and scalability limits of the almost
universal ﬂash memories.
1.4.5 Comparison of PCM properties with those of othermemory technologies
The driving factor behind the signiﬁcantly increasing research efforts in exploring novel
devices for data storage can be understood from the following perspectives:
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• From the system point of view, the performance of the processor is increasingly limited
by the access time between the processor and the memory unit. The power consumption
of such memory sub systems is also critical in the design and operation of such systems.
• In the past decade, the proliferation of Flash-based memory systems in both the enter-
prise and consumer-grade storage space has highlighted the huge potential for high-
capacity and high-speed memory technology in the memory hierarchy. The potential
replacement of hard-disk drives (HDD) by Flash for selective applications supports this
claim.
• As the need for high-capacity, high-performance storage systems keeps increasing
because of the evolving big-data applications, even the universal Flash memories will
not be able to meet the growing requirements owing to the scalability limitations of
Flash.
Hence, any emerging technology should be able to address all the above-mentioned issues
for it to be considered as a potential replacement for existing technologies. Therefore, the
success of these emerging technologies depends on how well they perform compared with the
current technology. In most cases, there should be remarkable performance improvement
as the potential replacement would mean considerable modiﬁcations to the already existing
storage system space. Table 1.2 summarizes the comparison of PCM with other existing
memory technologies [Eilert et al., 2009]. Given that the characteristics of PCM most closely
approximate that of the dynamic random access memory (DRAM) and the Flash memory, it
exactly falls into the class of SCM memory technology. Therefore, it is worthwhile to brieﬂy
compare the properties of PCM with those of the currently predominant memory technologies,
DRAM and Flash.
1.4.5.1 PCM vs. Flash storage
As discussed in Section 1.2.2.1, there are two kinds of Flash memories, NOR and NAND. NAND
ﬂash can be packed more densely than NOR ﬂash, and though NOR ﬂash offers fast random
access its programming throughput is much lower than that of block-based NAND memory
architectures. NAND memory is a high-density, block-based architecture with slower random
access that is mainly used for mass storage applications.
The read/write endurance for both NOR and NAND is around 20 k–30 k cycles. In the sub
20 nm regime, the endurance is only around 5 k–10 k cycles. The properties of Flash are well
within the reach of PCM capabilities. NOR Flash with its ﬂoating-gate technology has reached
its scalability limits, mainly because of the difﬁculties in scaling the thickness of the tunnel
oxide.
Thus PCM can be considered as a potential replacement for NOR ﬂash in the near future. In
contrast, replacing NAND ﬂash is much harder, at least for the current trends of PCM, despite
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Attributes PCM DRAM NAND HDD
Non-Volatile Yes Yes Yes Yes
Cell Area 6-8F 2 4F 2 5F 2 —
Erase Required Bit Bit Block Sector
Software Simple Simple Complex Simple
Power ≈100−500 mW/die ≈W/GB ≈ 100 mW/die ≈10 W
Write Bandwidth 1−100+ MB/s/die ≈GB/s 1−100 MB/s/die 200−400 MB/s
Write latency ≈200−1000 ns ≈20−50 ns ≈100 μs ≈10 ms
Read latency 50−100 ns 50 ns 10−25 μs ≈10 ms
Idle power 0.1 W ≈W/GB 0.1 W ≤10 W
Endurance 108 ∝ 104−105 ∝
Data retention Not f (cycles) ms f (cycles) Not f (cycles)
Table 1.2: Comparison of PCM technology with the currently predominant memory technolo-
gies in the memory hierarchy [Eilert et al., 2009]. The characteristics of PCM most closely
approximate those of dynamic random access memory (DRAM) and Flash memory.
its superiority in both endurance and read performance. The cost criterion is the biggest
challenge, as NAND ﬂash is mainly used in consumer electronic devices, where cost is of
serious concern. In spite of the scalability limits, the memory density of NAND Flash can
further be improved by the trap storage technology and possibly 3D integration [Choi and
Park, 2012; Kim et al., 2012]. In terms of MLC realization, NAND has been shipping 2-bits/cell
for years and even 3-bits/cell more recently, albeit with much lower endurance.
PCM with its wide resistance range is capable of MLC operation. PCM with 2-bits/cell have
already been demonstrated, although on a smaller scale [Close et al., 2013]. Although the write
operations are slow for NAND ﬂash, impressive write data-rates can be achieved as its low
write power allows the programming of many bits in parallel. Parallel programming is limited
by the power requirements for PCM programming. Overall, PCM has three major advantages
over ﬂash technology:
• Better scalability - PCM is scalable friendly and offers better reliability at lower technol-
ogy nodes. Data retention in Flash decreases signiﬁcantly with the scaling of gate-oxide
thickness.
• Faster Write - Faster programming bandwidths can be achieved in PCM than in Flash.
With PCM, a cell can be written repeatedly without any intervening operations. In
contrast, a programming operation in ﬂash requires the corresponding cell to be erased
before programming. This contributes to a major performance decrease for random
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write operations. Typical Flash programming times are in the order of milliseconds,
whereas they are on the order of few hundreds of nanoseconds in PCM.
• Endurance - The endurance of PCM is several orders of magnitude higher than that of
ﬂash. Also unlike the Flash, the data retention of PCM is independent of the endurance
cycling.
1.4.5.2 PCM vs. DRAM
Although PCM is a non-volatile memory technology, it is worthwhile comparing it with volatile
memory technologies (such as SRAM and DRAM), as PCM is considered to be one of the top
contender for storage class memory. A typical SRAM cell uses six CMOS transistors to store
each memory bit and occupies more than 120F2 in chip real estate1 per bit which is much
larger than a PCM cell [Burr et al., 2010]. SRAM cells are widely used in cache memories,
where they typically run at the CPU clock speed, so that the access time must be less than
10 ns. The access time of PCM is limited by its write speed (SET pulses), which depends on
the crystallization speed of the phase-change material. Although, some researchers have
demonstrated the use of SET pulses shorter than 10 ns [Bruns et al., 2009], more realistic large-
array demonstrations tend to require SET pulses that range from 50 to 500 ns in duration.
Both PCM and DRAM are power-hungry technologies. The power-hungry nature of DRAM is
not solely due to its periodic refresh, which takes place only infrequently, while compared to
the achievable data rate. Instead, the power inefﬁciency in DRAM is due to the simultaneous
addressing of multiple banks within the chip. In DRAM, there is an inherent need to re-write
the data after each read access. Thus simply by being non-volatile, PCM could potentially be
an alternative, albeit at longer latency to DRAM, despite the inherently power-hungry nature
of PCM write operations. In the case of stand-alone memories, the cost is directly proportional
to memory cell size. State-of-the-art DRAM cells occupy 4F2 in chip area. Such small cell sizes
have already been demonstrated in PCM using a diode as access device. PCM also competes
favorably with DRAM in terms of scalability in future generations, as DRAM developers are
quickly hitting various scaling limits associated with storage interference, device leakage, and
challenges in integrating high aspect-ratio capacitors in tight spaces. Currently, DRAM has
fallen behind NAND Flash and standard CMOS logic technologies in terms of scaling to the
32-nm technology node and preparation for the sub 20-nm node.
1.4.5.3 PCM as Storage Class Memory
Given the present scenario, PCM is the most promising NVM technology for storage class
memory. It has been projected that initially the cost per bit for PCM will be much higher than
that of disks and comparable to that of ﬂash. Thus, it will be used in systems in which size (e.g.,
1Semiconductor device technology node is commonly described by the minimum feature size F that is available
via lithographic patterning. This measure of device size is independent of the particular device technology used to
fabricate the memory.
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in mobile devices), performance, and/or reliability in harsh environments are paramount.
Soon, the cost per bit will decrease and will approach that of disk drives. This is possible, as
the memory density of PCM can be increased using the methods discussed earlier.
1.5 Multi-level cell (MLC) storage in PCM
The MLC approach is to exploit of the intrinsic capability of the memory device to store
analog data in order to encode more than 1 bit of information per device. In the case of PCM
technology, the large resistivity contrast exhibited by these materials between the crystalline
and the amorphous state (typically 3–4 orders of magnitude, and hence the high ON/OFF ratio
achieved), favors the possibility of storing information in the intermediate resistance states.
1.5.1 Factors limiting reliable MLC operation in PCM
Despite the large resistivity contrast that favors MLC storage, MLC operation in PCM is quite
challenging as conventional write/read methods are not efﬁcient enough to reliably store and
retrieve the data. There are various factors that can seriously limit the number of effective
intermediate levels that can be reliably stored and read back in a PCM device. Some of the
prominent factors are
• resistance drift,
• device variability across the PCM array,
• intrinsic PCM noise and
• circuit noise from the programming/readout circuitry.
A detailed description of MLC realization in PCM is presented in Section 4.1. The factors
affecting MLC are further investigated and analyzed in depth in Section 4.2.
1.6 Research focus area : State of the art
1.6.1 Modeling of PCM devices
Given that phase-change switching is based on the coupled electrical and thermal transport
mechanisms within these materials, it is critical that these physical processes are modeled
to have a precise understanding of the device operation. The model can then be used as a
tool to provide numerous insights into the device, which are difﬁcult or even impossible to
obtain otherwise from direct experimental measurements. Also, given the complex proce-
dures involved in the fabrication of device prototypes, device modeling becomes increasingly
important in saving the cost and time of analyzing and understanding the characteristics of
exploratory device structures.
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In the past decade, various research groups across the globe came up with models, ranging
from compact to complex, to understand various critical aspects of the PCM device (threshold
switching model, data retention model, crystallization, structural relaxation etc.). There are
numerous models for the electrical conduction and switching in the phase-change materials
[Rizzi and Ielmini, 2012; Ielmini and Zhang, 2007; Sebastian et al., 2015; Ielmini et al., 2007].
The power-hungry RESET process is one of the growing concerns for the sustainability of PCM
technology. The main motivation for this work comes from the unusual characteristics of these
devices for opposite bias-polarity conditions. Dong-Seok et al. demonstrated the change in
efﬁciency of thesematerials with n-type and p-typematerials used as bottomelectrodes [Dong-
Seok et al., 2010]. Castro et al. experimentally found evidence of a thermoelectric Thomson
effect within the PCM devices [Castro et al., 2007]. This kindled the interest in understanding
the thermoelectrics in these devices as they are believed to play a signiﬁcant role in the
programming of these devices. Lee et al. proposed that by including the thermoelectric physics
in modeling, they could observe a 16% reduction in the programming current [Lee et al., 2012].
Researchers used ﬁnite-element-based modeling approaches to study the thermoelectric
inﬂuence on device operation [Faraclas et al., 2014; Ciocchini et al., 2015].
1.6.2 Reliability of MLC PCM
MLC storage in PCM is seriously hampered by the phenomenon of resistance drift and cell
array variability. Various MLC enabling technologies have been explored to tackle the issue
of resistance drift and variability in order to perform reliable data storage and data retention.
Notably, a novel non-resistance cell-state based metric which is shown to have superior drift
performance compared with the traditional low-ﬁeld electrical resistance readout metric has
been proposed [Sebastian et al., 2011]. Also, novel iterative schemes have been proposed that
have been shown to be very effective in programming the intermediate resistance levels in the
presence of cell variability [Papandreou et al., 2011].
Several MLC enabling technological advancements suppressing the drift phenomenon and
array variability have been explored and their impact on the reliability and data retention has
been analyzed [Pozidis et al., 2013]. Drift-tolerant coding schemes have been proposed and
shown to have better drift robustness [Pozidis et al., 2015]. Such advancements renders it
likely that reliable MLC storage at the highly-dense PCM arrays could be demonstrated and
the viability of the MLC PCM technology can be established.
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1.7 Thesis Goal
The goal of this thesis is to provide a comprehensive modeling and reliability framework for
establishing the viability of MLC PCM technology.
Device modeling
1. A comprehensive thermoelectric model: Programming power is one of the major con-
cern for increasing the competitiveness of the PCM technology. With many researchers
reporting the remarkable positive inﬂuence of thermoelectric physics on the program-
ming of PCM devices, I propose to have a complete ﬁnite-element method (FEM) based
analysis of the thermoelectric phenomenon in nano-scale PCM devices.
The availability of in-house macro devices (PCM devices without the access transistors)
for experimental measurements is an added advantage, because such devices can be
electrically characterized and the actual measurement data was used to validate the
FEM model developed. Therefore, one of the thesis goal is to have a full-ﬂedged ﬁnite-
element method based model which can accurately predict the device characteristics.
The model can provide numerous insights into the device operation and can also be used
as a tool to ﬁne-tune the material properties and the device design for the development
of novel power-efﬁcient PCM devices.
Metrics and Architectures for MLC PCM
2. Drift-resilient readout metrics in MLC PCM: Given the various factors affecting the
MLC storage operation and therefore the sustainability of MLC PCM as a technology,
numerous MLC enabling technologies have been investigated. Novel non-resistance-
based readout metrics offers a promising scope for MLC operation [Sebastian et al.,
2011].
In order to demonstrate the versatility of such metrics, they should be extracted from
dense PCM arrays. The metric-extraction scheme should therefore be implemented
as a CMOS circuit architecture and co-integrated in a prototype chip with a dense
PCM array. Novel programming schemes should also be explored for the integration
of programming electronics in the prototype chip. Therefore, one of the goal is to
design a novel read and write architecture favoring the MLC programming and the
non-resistance metric extraction, in CMOS technology for integration with PCM array.
Reliability analysis of MLC PCM
3. Reliability and data retention analysis of PCMarrays at elevated temperatures: Once
the non-resistance-based readout metrics are designed and implemented as program-
ming and readout architectures, their performance should be investigated to determine
the effectiveness of both the metrics and the circuit implementation.
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In PCM, the stored levels are seriously affected by the resistance drift phenomenon.
Being a stochastic process and getting accelerated by high temperatures, temperature
ﬂuctuations across the system environment also contribute to the reliability of the data
retrieval process. Device variability at the array level impacts reliable storage operation
by causing a broader resistance distribution. Apart from them, the reliability concerns
such as endurance cycling and the performance at elevated temperatures, should all
be met by the proposed metrics. Therefore, the goal of this thesis is to demonstrate
reliable MLC storage operation at the PCM array-level in an ensemble of cells which
have subjected to a large number of endurance cycles and elevated temperatures.
The ﬁrst half of the thesis focuses on the implementation of a comprehensive thermoelectric
model that can accurately capture the PCM device characteristics. The second half of the
thesis focuses on a novel CMOS circuit implementation of the drift-resilient metrics in the
64-nm technology node. Moreover, also the reliability and data retention characteristics of the
proposed readout metrics are demonstrated.
1.8 Summary of contributions in this thesis
I summarize the various contributions which I have made in the fulﬁllment of this thesis. In
the preceding chapters, I have made the following contributions with respect to the modeling
and reliability framework for MLC PCM:
1. DeviceModeling:
• In Chapter 2, I devised a comprehensive ﬁnite-element method (FEM) based
thermoelectric model for capturing the thermoelectric effects in nano-scale PCM
devices.
• Various physical aspects governing the device operation were developed and im-
plemented in COMSOL Multiphysics.
• In Chapter 3, I conceived the compact electro-thermal model approach to quickly
evaluate the temperature distribution within the PCM arrays, mainly focusing on
the thermal disturb analysis
• I proposed novel device-design based on the numerous insights I obtained from
the thermoelectric model for PCM devices.
2. Metrics and Architectures for MLC PCM:
• In Chapter 4, I proposed a novel readout architecture for the extraction of drift-
resilient readout metrics in MLC PCM storage.
• I optimized the readout circuit design presented for power and speed, while still
maintaining the required ﬂexibility for exploration of the non-resistance based
metric schemes.
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• I characterized the prototype chip fabricated using a FPGA-based hardware char-
acterization platform. The performance of the readout circuitry in terms of access
time (450 ns) and the accuracy of the readout data (5-bit effective ADC resolution)
were investigated.
• I was instrumental in the design and implementation of the iterative programming
algorithms for MLC programming.
• I contributed signiﬁcantly in the top-level design of the prototype chips in terms of
the chip interface, design of the digital controller, array address decoders, various
test point buffers, and output for monitoring the internal chip signals, etc.
• I was involved in the circuit design implementation for the eM-metric extraction.
3. Reliability analysis of MLC PCM:
• In Chapter 5, I investigated and also demonstrated reliable MLC storage over
an ensemble of 64k cells PCM sub-array, which had been subjected to a million
endurance cycles and temperature variations.
• I devised the temperature control component of the experimental characterization
platform for inducing temperature variations across the prototype chip.
• I implemented various routines and procedures in the FPGA-based hardware
characterization platform for the emulation and extraction of various performance
based aspects of the prototype chip.
• I also demonstrated the feasibility of 3 bits/cell in PCM arrays by optimal level
placement, provided that temperature variations can be kept under control.
This thesis has been performed under the framework of the IBM-SK Hynix Joint-Development
Agreement (JDA) for PCRAM commercialization. This project aims to develop the ﬁrst com-
mercial MLC PCM chip with multi-gigabit capacity for mass production. Novel CMOS circuit
implementation of the READ and programming architectures for MLC operation and various
aspects in designing the prototype chip are all the result of the close collaborative efforts
between the design engineers at IBM Research in Zurich, IBM T. J. Watson Research and
SK-Hynix. The devices and prototype chips used for the experimental measurements are all
fabricated by our colleagues at the IBM T. J. Watson Research center.
1.9 Thesis Organization
The remainder of the thesis is organized as follows. The ﬁrst two chapters focus on device
modeling aspects, whereas the last two chapters focus on a reliable MLC realization.
• Chapter 2 presents the theory and implementation of the comprehensive thermo-
electric model in COMSOL Multiphysics software. Practical thermal and electrical
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boundary conditions used to simulate the model are deﬁned. All ﬁeld- and temperature-
dependent material properties used for the model simulation are described.
• Chapters 3 describes the characterization platform used for the experimental measure-
ments. It is then followed by the validation of the model by comparing the simulation
results with measured data. Various insights from the simulated model are given, along
with two novel device-design ideas for efﬁcient PCM devices. The thermal disturb reli-
ability factor and a compact model for the fast evaluation of thermal disturb in dense
PCM arrays are presented.
• Chapter 4 describes MLC storage operation in PCM and various factors limiting it. Vari-
ous MLC enabling technologies for the realization of MLC in PCM are presented. Novel
drift-resilient readout schemes and iterative programming algorithms are reported,
with the majority of the chapter focusing on the circuit-level implementation of these
programming and readout metrics for a prototype chip.
• Chapter 5 deals with various reliability concerns of MLC PCM, especially at the array
level. The experimental hardware platform used for the characterization of various
readoutmetrics is presented. The inﬂuence of endurance cycles onMLCprogramming is
investigated. Reliable MLC storage on a 64k cells PCM array that has been subjected to a
million endurance cycles and a history of elevated temperature proﬁle is demonstrated.
• Chapter 6 summarizes the thesis contributions and the impact of the research in the
ﬁeld. Finally, possible future research directions are also brieﬂy presented.
Note:
1. Because of the diverse nature of the individual contributions of this thesis, a brief de-
scription about the backgroundmaterial and previous work in the respective topics
will be given at the beginning of the chapters for clarity in reading.
2. For brevity, the term “Multilevel-Cell” will simply be referred to as “MLC” and the
term “Phase-ChangeMemory” will simply be referred to as “PCM” in the remainder
of the thesis unless stated otherwise. Also, “devices” or “cells” are used interchange-
ably to represent the PCMdevice. Similarly, “states” or “levels” are used interchange-
ably to represent the resistance state.
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2 Finite-element method based model-
ing of Phase-Change Memory devices
In this chapter, I propose a comprehensive ﬁnite-element method (FEM) based model for ana-
lyzing the inﬂuence of thermoelectric physics in phase-change memory devices. The model
was implemented and simulated in a FEM-based modeling software knowns as COMSOL
Multiphysics. The novel model uses realistic ﬁeld- and temperature-dependent material
properties and interface conditions of the materials supported by practical thermal and electri-
cal boundary conditions. Even though the proposed model is solely focused on implementing
the mushroom-type device topology, the concepts can easily be extended to any other type of
device topology (e.g., conﬁned-cell topology, μ-trench cell topology, etc.) by simply modifying
the device geometry and the corresponding material properties in the model.
This chapter is organized as follows: Section 2.1 reviews the basic concept of ﬁnite-element
method based numerical modeling and brieﬂy describes the COMSOL simulation tool. Sec-
tion 2.2 describes the motivation for PCM device modeling. Section 2.3 presents the theory
behind PCM device operation, and the necessary modiﬁcations required to include and model
the thermoelectric effects in PCM devices. Section 2.4 describes the modeling approach
used to implement and simulate the thermal and electrical transport mechanisms within the
device in the COMSOL Multiphysics software. The implementation of realistic thermal and
electrical boundary conditions with the modiﬁcations necessary at the interface to capture
the thermoelectric effects are all discussed in this Section. Finally, Section 2.5 deals with
all relevant ﬁeld- and temperature-dependent material properties required to simulate the
model, and the assumed interface boundary conditions are explained.
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Nomenclature
A Area, m2
Cp Speciﬁc heat capacity, J/kg ·K
E Electric-ﬁeld, V/m
Ea Activation energy, eV
kB Boltzmann constant, eV/K
q Electronic charge, C
L Lorentz number, W ·Ω/K2
dz Inter-trap distance, nm
me Electron rest mass, eV/c2
h Heat transfer coefﬁcient, W/m2 ·K
J Current-density, A/m2
n Unit normal area vector
q Heat ﬂux, W/m2
Rth Thermal resistance, K/W
rs Radius of the system, m
S Seebeck coefﬁcient, V/K
P Peltier coefﬁcient, V
V Voltage, V
T Temperature, K
ΔT Temperature difference, K
Tamb Ambient temperature, K
Tm Melting temperature of GST, K
QJ Volumetric Joule-heating heat contribution, W/m3
QT Volumetric Thomson heat contribution, W/m3
QP Volumetric Peltier heat contribution, W/m3
QB Volumetric Bridgman heat contribution, W/m3
QiP Volumetric interface Peltier heating compoent, W/m3
t Time, s
∇( ) Gradient operator
F( ) Fermi integral
Greek Symbols
r Relative permittivity (dimensionless)
σ Electrical conductivity, S/m
κ Thermal conductivity, W/m ·K
κele Electronic contribution of the thermal conductivity, W/m ·K
κpho Phononic contribution of the thermal conductivity, W/m ·K
μ Mobility, m2/V · s
ρ Density, kg/m3
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2.1 Semiconductor devicemodeling
Semiconductor devices form the backbone of emerging non-volatile memory technologies. A
whole new set of novel semiconductor devices is currently being explored using exploratory
semiconductor materials. Owing to the rapid development in semiconductor-based devices,
researchers have shown signiﬁcant interest in device modeling in the past few decades. In
view of the urge to precisely understand device operation at the nano-scale level and the need
to optimize the design parameters (process ﬂow, material properties, device geometry, etc.) of
such complex semiconductor device, device modeling plays a vital role in modern technology.
With the growing demand for high-performing electronic gadgets and the increasing com-
petition, exploratory nano-scale devices should be properly modeled to understand their
operation before one can commercialize (mass-scale production) products based on such
devices. However, the fabrication of devices costs a fortune and takes precious time, therefore
device modeling offers a powerful tool to extensively investigate new devices and to optimize
the device parameters without an explicit need to fabricate them. This demand in device
modeling resulted in the proliferation of a wide variety of software-based device modeling
tools, such as Ansys, COMSOL, Sentaurus TCAD, etc.
The principle that underlies these device-modeling tools is that the behavior of any semicon-
ductor device can be formulated by equations governing the fundamental physics based on
which those devices operate. Once formulated, closed-form analysis of such equations might
lead to solutions; however the complexity of solving them increases when these equations are
multi-dimensional and non linear in nature.
2.1.1 Numerical techniques
One common approach to solve such equations is to employ numerical techniques. Although
they are time-consuming compared with the closed-form approach, they yield more versatile
and very accurate results. The most common numerical techniques typically applied to solve
a set of partial differential equations are the ﬁnite-difference method and ﬁnite-element
methods.
The goal of the numerical modeling approaches is to approximate the solutions of the partial
differential equations, i.e., to ﬁnd a function (or some discrete approximation to this function)
which satisﬁes a given relationship between various of its derivatives on a given region of space
and/or time, considering the boundary conditions deﬁned along the edges of this domain.
2.1.2 Finite-differencemethod (FDM)
A ﬁnite-difference method (FDM) proceeds by replacing the continuous derivatives in the
partial differential equations (PDE) by ﬁnite difference approximations. This gives a large
algebraic system of equations to be solved in place of the differential equation, something
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that can easily be solved on a computer. FDM is the oldest such method and is based on the
application of a local Taylor expansion to approximate the differential equations.
The continuous derivatives of the equations are replaced by discretized standard ﬁnite-
difference approximations. The discretized variables are represented by values obtained
from the solution of the equations at each mesh point, except where boundary conditions
determine the parameter values.
The FDM principle can be best understood with an example. Although only the FEM approach
was used in the thesis, some basic FDM knowledge helps in better understanding the FEM-
based approach. Consider the one-dimensional heat transfer equation,
ρCp
∂T
∂t
= ∂
∂x
(
κ
∂T
∂x
)
, (2.1)
where x is the direction along which the temperature should be calculated. If the thermal
conductivity, density and heat capacity are constant over the model domain, equation (2.1)
can be simpliﬁed to
∂T
∂t
= k ∂
2T
∂x2
, (2.2)
where k = κρCp is the thermal diffusivity expressed in m
2/s. We are interested in the tempera-
ture evolution along the x-direction versus time T (x, t ) which satisﬁes (2.2), given an initial
temperature distribution (initial condition).
The ﬁrst step in the FDM is to construct a grid of points over which we are interested in solving
the equation. This is known as discretization and is shown in Fig. 2.1. The next step is to
replace the continuous derivatives of (2.2) with their ﬁnite difference approximations. The
derivative of temperature versus time can be approximated with a forward ﬁnite difference
approximation as
∂T
∂t
≈ T
n+1
i −T ni
tn+1− tn =
T n+1i −T ni
Δt
= T
new
i −T cur renti
Δt
, (2.3)
where T ni represents the temperature at the current timestep and T
n+1
i represents the future
temperature. The subscript i denotes the location of the grid point. Both n and i are integers;
n varies from 1 to nt (total number of time steps) and i runs from 1 to nx (total number of
discretized grid points in the x-direction). The spatial derivative of the temperature can then
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Figure 2.1: Finite difference discretization of the 1-D heat transfer equation. The ﬁnite differ-
ence method approximates the temperature at given grid points, with spacing Δx. The time
evolution is also computed at given times, with a time step of Δt .
be found by a central ﬁnite difference approximation, given by
∂2T
∂t2
= ∂
∂x
(
∂T
∂x
)
≈
T ni+1−T ni
Δx −
T ni −T ni−1
Δx
Δx
= T
n
i+1−2T ni +T ni−1
Δx2
; (2.4)
Substituting (2.3) and (2.4) into (2.2) results in
T n+1i −T ni
Δt
= k
(
T ni+1−2T ni +T ni−1
Δx2
)
; (2.5)
By re-arranging (2.5) so that all known quantities are on the right-hand side and the unknown
quantities on the left-hand side, we get
T n+1i = T ni +kΔt
(
T ni+1−2T ni +T ni−1
Δx2
)
; (2.6)
Since the equation at the current time step is known (initial value condition), the temperature
at the boundary condition can be deduced from the boundary conditions set for the problem.
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Therefore, (2.6) can be used to estimate the temperature in the subsequent time steps.
The main disadvantage of the FDM method is revealed when complicated geometries are
being simulated. It is easy to see that ﬁnite difference methods run into difﬁculties when
dealing with complex boundaries because of the need for spatial regularity of the grid. For
example, using FDM to model curved surfaces will always results in an approximation of the
curved surface by cubes. Increasing the mesh resolution to compensate for the surface also
increases the resolution in open areas where the ﬁner resolution is not required, leading to
higher memory usage and longer computation times. If a free mesh is used, i.e., one with
varying distances to neighboring points, to accommodate the irregular surface, the discretized
equation loses accuracy. It is for these reasons that the FDM method is slowly getting replaced
by ﬁnite-element-based methods [Frehner et al., 2008].
2.1.3 Finite-elementmethod (FEM)
The ﬁnite-element method (FEM) provides a ﬂexible means of investigating complex semicon-
ductor device geometries. This method is fundamentally quite similar to the FDM approach,
except that the geometric model of the device is sub-divided into smaller regions–the ﬁnite
elements or domains (triangles or rectangles) rather than the regular grid points (FDM). Adja-
cent elements are held together by nodes. The continuous functions representing the required
solution are assumed to have simple analytic forms in each element (piecewise-linear, cubic).
The continuous semiconductor equations are then used to deﬁne an equivalent integral for-
mulation. As with FDM, FEM also transforms the continuous functions of the semiconductor
equations into discretized forms.
The response of each element is expressed in terms of a ﬁnite number of degrees of freedom
characterized as the value of an unknown function (or functions) at a set of nodal points.
Because FEM is a discretization method, the number of degrees of freedom of a FEM model
is necessarily ﬁnite. They are collected in a column vector. This vector is generally called
the DOF vector or state vector. Adjacent elements share the DOF at the connection nodes.
Finite-element methods has become common place in recent years, and are now the basis
of a multi-million dollar industry. Numerical solutions to even very complicated physical
problems can now be routinely obtained using FEM analysis.
In summary, the FEM solution procedure involves the following;
• Dividing the geometrical structure into non-overlapping domains (elements with nodes)
(discretization/meshing)
• Connecting (assembling) the elements at the nodes to form an approximate system of
equations for the whole structure (forming element matrices)
• Solving the system of equations involving unknown quantities (dependent variables) at
the nodes (e.g. temperature, displacements)
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• Calculating the desired quantities (e.g., temperature, stresses, etc.,) at selected elements
2.2 Modeling of PCM devices
To gain a clear understanding of any semiconductor-based memory device, it is necessary to
obtain a suitable representation of the physical process involved. In the case of PCM devices,
the fundamental interplay between the thermal and the electrical transport mechanisms is
essential in bringing about the phase transition process. Therefore, the electrical and thermal
process associated with these materials should be understood thoroughly before making any
efforts to improve the device characteristics or its performance.
With the enormous interest in PCM devices, there is a growing need to model these devices
so as to investigate their properties and characteristics. As in any semiconductor device, the
process and development of prototype PCM devices involve complex fabrication procedures
with many iterations required to achieve the desired/intended speciﬁcations. Given the
aggressive scaling trends and the focus on sub-lithographic nodes, fabricating such devices
is all the more complex, and the time involved in optimizing the process ﬂow is even more
crucial. Device modeling comes to the rescue with its capability to be both cost- and time-
efﬁcient in realizing and understanding the complex physical processes in such devices. In the
current trends, modeling plays an signiﬁcant role in process-ﬂow optimization, in ﬁnalizing
the device geometry and in speeding up the development of prototype PCM devices. Apart
from providing valuable insights into the device, which are otherwise impossible to attain
through experimental measurements, device modeling can save the time substantially and
cut the development costs by reducing the number of iterations required for optimizing the
fabrication process.
2.2.1 Finite-ElementModeling using COMSOLMultiphysics
COMSOL Multiphysics is a general-purpose software platform, based on advanced numeri-
cal methods, such as FEM, for the modeling and simulation of physics-based problems 1. The
software package is capable of combining any number of physical phenomena and applying
them to any geometrical structure. Many standard system of equations are readily available
(called modules), such as heat transfer, electrostatics, electrodynamics, etc. The modules
which are mainly interesting for the PCM modeling are the heat transfer and electric currents
modules.
1COMSOL Multiphysics, Version 4.4, Burlington MA, USA.
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2.3 Thermoelectric model
2.3.1 Theory
There is an electrical and a thermal component associated with the programming of a PCM
device. When an electric potential is applied across the device, the current ﬂow results
in substantial Joule heating and the generated power (I 2R) is dissipated across the device.
Typically, the region where the majority of the power is dissipated is known as the active
region. The location of the active region depends on the type of phase-change material, the
electrodes and the device geometry. The dissipated power heats up the nanometric volume of
phase-change material to very high temperatures (much above the melting temperature of
the phase-change material) and hence initiates the phase-change switching process.
The applied electrical power should be increased such that the profound heating (followed
by rapid cooling) results in a sufﬁcient volume of phase-change material in the active region
being switched to the amorphous phase, thereby increasing the device resistance and reducing
the read current ﬂow. The power required to create an amorphous plug such that it completely
blocks the read current ﬂow is known as the programming power or the RESET power. The
required RESET power strongly depends on the device geometry and is one of the efﬁciency
metrics of PCM devices. Figure 2.2 depicts the basic PCM operation.
heater
TiN
TiN
TiN
TiN
a-GST
c-GST
T (K)(a) (b)
Figure 2.2: Mushroom-type device topology. (a) Thermal proﬁle achieved within the device
while a programming electrical pulse is applied. (b) Once programmed, the amorphous plug
created blocks the read current ﬂow.
2.3.1.1 Thermal system
For any applied input power, the peak temperature attained within the active region of the
device is referred to as the “hotspot”. The location of the hotspot deﬁnes the switching
dynamics and hence plays a critical role in determining the operating efﬁciency of the de-
36
2.3. Thermoelectric model
vice. The hotspot location is greatly inﬂuenced by the device topology. For example, in a
mushroom-type device topology, the hotspot is located just above the bottom electrode,
whereas in a conﬁned-cell device topology, it is located midway between the top and the
bottom electrode. Apart from the device topology, other components, such as the ﬁeld and
temperature-dependent material properties, thermal boundary conditions (ambient tempera-
tures), thermal conduction pathways and the interface resistances, signiﬁcantly impact the
hotspot location. Therefore, the temperature distribution attained within the device is critical
as it provides valuable information regarding the heat loss paths and suggests ways to improve
the device efﬁciency.
2.3.1.2 Electrical system
Based on the applied potential, the current ﬂow through the phase-change material is deter-
mined by the electrical conductivity of the conducting medium, usually the phase-change
material and the electrodes. Typically, the electrical conductivity of the electrodes is constant,
whereas that of the phase-change materials brings about the progressive Joule heating, which
eventually initiates the phase transition process. The electrical conductivity of these mate-
rials depends on either the applied electric ﬁeld, the temperature or both. With increasing
potential across the device, the electric ﬁeld increases, accompanied by prominent increase
in temperature (arising from the Joule heating power). At high ﬁelds, the conductance of the
material increases drastically, eventually leading to threshold switching.
Threshold switching One of the interesting properties of these material, which made data
storage feasible, is the phenomenon of the threshold-switching voltage. In the high-resistance
regime, when the potential applied across the device is above certain voltage, Vth, the resis-
tance of the device drastically drops to a low value, irrespective of the size of the amorphous
region, and is even comparable to that of the crystalline resistance. This phenomenon is
known as electronic threshold switching [Ovshinsky, 1968; Adler et al., 1980].
The electronic threshold switching phenomenon is the key to SET programming. When the
device is in the high-resistance state, the low programming current is not sufﬁcient to provide
the Joule heating necessary to initiate the crystallization of the PCM device. The sudden drop
in resistance after the threshold switching voltage enables the SET programming. Above Vth,
the ﬁeld is high enough such that the cell is in the so-called “ON state” and the corresponding
resistance is denoted by “ON resistance”. Owing to its low resistance, the “ON state” is well
suited for programming, whereas for the readout, the cell should be biased in the “OFF state",
such that the cell content is not disturbed. Figure 2.3 shows the typical IV characteristic
corresponding to a PCM device in the SET and RESET states.
The knowledge about the threshold switching voltage is critical in predicting device operation.
From the reliability perspective, the read voltage should be well below Vth, so that the content
of the device is not disturbed during readout. In contrast, the programming pulses should
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Figure 2.3: Experimental measurements of the I −V characteristics of typical PCM devices.
Vth is the threshold switching voltage, above which the resistance of the amorphous phase
drops drastically.
always provide voltages that are higher than the threshold switching voltage for a successful
programming of the SET and the RESET states. The other interesting thing is that Vth is
dependent on the size of the amorphous region and that different intermediate resistive levels
tend to have different values of Vth [Lacaita et al., 2004; Krebs et al., 2009].
The physics behind threshold switching are not fully understood, although several models
have been proposed to explain the possible reason for such a behavior. Owen et al. attributed
the threshold switching to the thermal runaway caused by the exponentially increasing current
through the phase-change material, owing to the temperature-dependent conductivity of
these materials [Owen et al., 1979]. However, Adler et al. postulated that the fundamental
electronic nature of these material is responsible for the switching phenomenon [Adler et al.,
1980].
More recently, Pirovano et al. proposed a band gap model for understanding the switching
phenomenon, linking this phenomenon to the competing role of impact ionization and
recombination via valence alternation pairs [Pirovano et al., 2004]. In another electronic
model, the switching is attributed to the energy gain of the electrons in the high electrical ﬁeld
leading to the voltage-current instability [Ielmini, 2008].
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2.3.1.3 Thermoelectric effects
Until recently, Joule heating was believed to be solely responsible for bringing about the phase
transition in phase-change materials. However, some of the recent studies suggested that apart
from Joule heating, also the thermoelectric heating components contribute to the switching
process. Dong-Seok et al. demonstrated highly efﬁcient PCM devices using thermoelectric
effects by proper selection of the phase-change material and electrodes so as to maximize the
thermoelectric contribution [Dong-Seok et al., 2010]. In contrast, Lee et al. predicted a 16%
decrease in the programming current and a 44% increase in the peak temperature attained
within the device by including the thermoelectric effects in the modeling of conventional PCM
devices [Lee et al., 2012].
Thermoelectric effects describe the fundamental interplay between the electrical and the
thermal transport process in a physical system, apart from Joule heating coupling. The two
primary thermoelectric effects are known as Seebeck and Peltier effects, whichwhen combined
with conservation law yield all the remaining heating components. I will give a brief overview
of the various thermoelectric effects before focusing on the implementation of the model.
Seebeck effect When a material is subjected to a temperature gradient, charge carriers in
the hotter region tends to diffusively ﬂow into cold regions. This charge ﬂow results in an
induced voltage, and this is known as the Seebeck effect. Figure 2.4 schematically represents
the Seebeck effect. In an open-circuit condition, charge carriers will accumulate in the cold
end, resulting in an opposing electric ﬁeld. The voltage drop generated by this electric ﬁeld is
known as the thermoelectric voltage and is proportional to the difference in temperature and
a material-dependent constant known as the Seebeck coefﬁcient, S. It is usually expressed in
V/K.
Vth =−SΔT (2.7)
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Figure 2.4: Schematic representation of the Seebeck effect. Diffusion of charge carriers based
on the temperature gradient. The charge carriers ﬂow from Thot to Tcold.
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The Seebeck coefﬁcient is a property of the material and can either be positive or negative
predominantly depending on the type of the dominant charge carriers. For an electron-
dominated (n-type) material, the Seebeck coefﬁcient is negative (S < 0), whereas it is positive
for hole-dominated (p-type) material, (S > 0).
Peltier effect When an electric current ﬂows through a junction consisting of two dissimilarly
conducting media, heat is either dissipated or absorbed at the junction, depending on the
direction of the current ﬂow. This is known as the Peltier effect. Fig. 2.5 illustrates the scenario
where a current ﬂows through an interface with two different materials (n-type and p-type
semiconductor). Based on the direction of the current ﬂow, the electric charge carriers ﬂow
across the material and thereby carry some thermal energy with them away from the interface.
The Peltier effect characterizes the amount of thermal energy transported by the electric-
current charge carriers and is given by
QP = TSJ (2.8)
where T is the temperature in K and J is the current density in A/m2. The term P = S ·T is
known as the Peltier coefﬁcient and is expressed in Volts.
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Figure 2.5: Schematic representation of the Peltier effect at the interface of two dissimilar
materials. The electric charge carriers also carry some thermal energy and this results in either
the evolution or absorption of heat at an interface based on the direction of the current ﬂow.
Thomson effect The absorption or the evolution of heat along a conductor when electric
current ﬂows through it is known as Thomson effect. The heat is proportional to both the
electric current and the temperature gradient. If J is the current density ﬂowing through the
conductor, the heat produced per unit volume, QT , is given by
QT =−μJ∇T , (2.9)
where ∇T is the temperature gradient along the conductor and μ is the proportionality con-
stant and is known as Thomson coefﬁcient. The Thomson coefﬁcient is expressed in V and is
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given by
μ= T dS
dT
; (2.10)
Poisson 
equation:
Solve for E
Heat 
diffusion 
equation:
Solve for T
qPeltier = ?(ST)?V 
JSeebeck = ?(S?T) 
Thermo-electric 
model
Thermal
model
Electrical
model
Figure 2.6: Coupled thermal and electrical model for programming a PCM device. Apart from
the Joule-heating interaction between the thermal and electrical model, qPeltier and JSeebeck
capture the thermoelectric interplay between them.
Therefore, any efforts to build a model to capture the behavior of these devices should include
a thermal model for evaluating the transient temperature distribution within the device, an
electrical model for predicting the potential distribution (electric ﬁeld) and current density
across the device, and a phase-change model for simulating the phase transition process
in the phase-change material. The thermal and electrical models are coupled through the
Joule heating. However, apart from the Joule heating, to include the thermoelectrics, also the
additional Seebeck and Peltier effects should be included in the electrical and thermal model,
respectively. The combined thermoelectric model then couples with the phase-change model
through the material properties of the crystalline and amorphous states. Figure 2.6 represents
the simpliﬁed block diagram of the complete thermoelectric model without the phase-change
model.
All thermoelectric heating components can be captured using the Seebeck coefﬁcient of the
material. This is of great interest as in continued scaling of PCM devices, the thermoelectric
effects play a signiﬁcant role (in addition to the Joule heating) in bringing about the switching
process, owing to the enhanced thermal conﬁnement at smaller dimensions. Conventionally,
only the Poisson equation is solved for calculating the current ﬂow, and the heat-transfer
equation is solved to calculate the heat ﬂux through the model. According to the conservation
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of energy,
∇· J = 0 (2.11)
∇·q = J ·E , (2.12)
where the current density, J , and the heat ﬂux, q , can be given by
J =−(σ ·∇V ) =⇒ J =σE (2.13)
q =−(κ ·∇T ); (2.14)
From (2.11)−(2.14), the traditional transient heat transfer equation is obtained as
ρCp
∂T
∂t
−∇· (κ∇T )= J
2
σ
. (2.15)
However, to include the thermoelectric heating components, the Seebeck coefﬁcient should
be included. Therefore the current density and heat ﬂux can be modiﬁed as
J =−σ(∇V +S∇T ) =⇒ E =− J
σ
+S∇T (2.16)
q =−κ∇T +ST J ; (2.17)
Substituting Eq. (2.16) and (2.17) in Eq. (2.15), the heat transfer equation becomes
ρCp
∂T
∂t
−∇· (κ∇T +ST J)= J ·
( J
σ
+S∇T
)
; (2.18)
By expanding and rearranging the above equation, the heat transfer equation becomes
ρCp
∂T
∂t
−∇(κ∇T )=
(
J2
σ
)
− J T ∂S
∂T
∇T − JT∇S−ST∇J , (2.19)
which captures all heating components, and the individual heating volumetric contribution
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terms can be separated as follows:
Joule heating: QJ =
(
J2
σ
)
Peltier heating: QP =−JT∇S
Thomson heating: QT =−J T ∂S
∂T
∇T
Bridgman heating: QB =−ST∇J (2.20)
(2.20) summarizes the individual volumetric heat-generation terms expressed in W/m3. The
sign represents whether a particular heat component is absorbed or evolved. Also, if the
medium is homogeneous, there will be zero contribution from Peltier heating, QP , as the
gradient of Seebeck will be zero (∇S =0).
2.3.1.4 Interface thermoelectric effects
From (2.20), it is evident that the Peltier heating component is dictated by the Seebeck gradi-
ent. Therefore, the Peltier contribution will be zero in the case of a homogeneous medium.
However, at the interface between two dissimilar materials, there is a Seebeck gradient, owing
to the discontinuity in the Seebeck coefﬁcients of the materials, resulting in a Peltier heat
term at the interface. At the interface between two materials, neither charge nor heat can
continuously accumulate. If either of these quantities begins to accumulate at a surface, the
system will eventually reach a steady-state point, where both the charge and the heat ﬂux
normal to the surface are equal on either side of the interface:
nˆ · JL = nˆ · JR (2.21)
nˆ · qL = nˆ · qR , (2.22)
where nˆ is the unit normal to the interface and is deﬁned to point from material 1 to material
2. Figure 2.7 illustrates the interface between two dissimilar materials. Re-writing these
equations using Eqs. 2.16 and 2.17 and rearranging, we get
nˆ · [σ2 ·E1−σ1 ·E1]= nˆ · [σ2 ·S2 · ∇T 2−σ1 ·S1 · ∇T 1] (2.23)
nˆ · [κ1 · ( ∇T )1− [κ2 · ( ∇T )2]= nˆ ·T [S1 ·J1−S2 ·J2]; (2.24)
(2.23) states that as surface charge builds up at the interface, an interfacial electric ﬁeld
forms that is proportional to the difference of the thermo-currents in the two materials. This
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interfacial thermoelectric ﬁeld is distinct from the ﬁelds generated by the materials themselves,
and is simply a variant of the well-known surface charge effect from classical electrostatics.
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Figure 2.7: (a) Junction between two dissimilar thermoelectric materials with Seebeck coefﬁ-
cients S1 and S2 respectively. (b) Inﬁnitesimal section of the interface. nˆ is the vector normal
to the interface.
Equation (2.24) states that there will be a heat source or sink at the interface when the Peltier
heat ﬂux normal to the surface is not balanced. This reﬂects the fact that electric currents in
different materials carry different amounts of heat. Energy is conserved in the system by a
commensurate amount of heat being absorbed from or evolved to the surrounding medium
at the interface. This heat is known as the interfacial Peltier Heat, QiP ;
QiP = T
[
S1 ·J1−S2 ·J2
] · nˆ; (2.25)
Assuming an isotropic medium, the interface Peltier term can be simpliﬁed as
QiP = T
[
S1−S2
]
J · nˆ; (2.26)
The sign of QiP determines whether heat is absorbed or evolved at the junction. If QiP > 0,
then there is an excess amount of Peltier heat ﬂowing into the junction, and heat is evolved
into the surroundings. In contrast, for QiP < 0, there is a excess of heat ﬂowing away from the
junction and heat is absorbed from the surroundings.
Given that the Peltier heating components are maximum at the interface when there is a
discontinuity in the material properties (Seebeck coefﬁcient), proper tuning of the Seebeck
coefﬁcient of the phase-change materials and electrodes can lead to efﬁcient memory de-
vices. Also, the distinct behavior of these devices for opposite bias-polarity conditions can
be explained from the thermoelectrics described. Therefore, from a modeling perspective,
the thermoelectrics phenomenon should be precisely understood and included in the PCM
device modeling efforts. Recently, Faraclas et al. proposed a model to capture the individual
heating thermoelectric components within a PCM device [Faraclas et al., 2014]. We developed
a thermoelectric model in COMSOL to gain a proper understanding of our own devices and to
accurately capture the device characteristics.
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2.4 Simulation approach
2.4.1 Geometry
The mushroom-type devices, with doped-GST (d-GST) as phase-change material sandwiched
between the top and bottom electrodes made of Titanium Nitride (TiN), are used in this
modeling approach. The phase-change material is approximately 100 nm thick, and the
bottomelectrode has a diameter of 40 nm. The bottomelectrode is formedby a lithographically
independent, so-called “key-hole” process [Breitwisch et al., 2007], creating the keyhole with a
sub-lithographic critical dimension (CD) that is essentially independent of the original feature
size. The device is surrounded by an insulating layer of SiO2. Figure 2.8 illustrates the device
geometry and dimensions of the mushroom topology implemented, making use of the 2D
axial symmetry geometry in COMSOL Multiphysics.
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Figure 2.8: (a) PCM mushroom device topology implemented as a 2D axial symmetry geometry
along AA’ in COMSOL Multiphysics. (b) Cross-sectional view of the device with dimensions.
2.4.2 COMSOL implementation
To implement the thermoelectric model, modules available in the COMSOL Multiphysics
package were used. The individual domains are represented in a 2D plane and the assembly
feature is used to build the geometry such that there exists an interface between adjacent
domains. The required interface boundary conditions can then be implemented using pair
boundary features from the COMSOL modules available.
2.4.2.1 Electrical model
The electric currents (ec) interface is used to compute the electric ﬁeld, the current density and
the voltage distributions in the conducting medium, where inductive effects are negligible.
This particular physics interface solves the current conservation equation based on Ohm’s law
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using the scalar electric potential (V ) as the dependent variable. The primary equation to be
solved for the electric-current model is given by
E =−∇V , (2.27)
∇·J =∇· (σE +Jext )= 0; (2.28)
Based on the applied potential, (2.27) is used to evaluate the applied electric ﬁeld, which is
then used to solve the current continuity equation to determine the current density according
to (2.28). Apart from the current density contribution from the applied electric ﬁeld, any
additional external current contribution can be modeled using theJext term.
2.4.2.2 Thermalmodel
The heat transfer in solids (ht) interface is used to evaluate the heat transfer by conduction.
The temperature (T) is the dependent variable, and the heat diffusion equation is solved to
evaluate the temperature distribution. The thermal conductivity describes the relationship
between the heat ﬂux vector,q , and the temperature gradient,∇T , as in (2.29), which is usually
referred to as Fourier’s law of heat conduction:
q =−κ∇T +qext ; (2.29)
The volumetric heat ﬂow term can then be calculated by
ρCp
∂T
∂t
−∇·q =Q; (2.30)
Any additional heat source can be modeled using the qext term in (2.29).
2.4.2.3 Thermoelectric components
To incorporate the thermoelectric heating effects with the electrical and the thermal model,
the additional thermoelectric components, namely, JSeebeck and qPeltier, are added through the
external current density feature,Jext , and the additional heat ﬂux feature, qext , to the electrical
and thermal model, respectively. The interface thermoelectric component (interface Peltier
effect, QiP ) is modeled as boundary heat source feature between the GST and TiN domain
interface.
2.4.3 Boundary conditions
With all the necessary equations governing the physical process on the implemented geometry
deﬁned, the practical boundary conditions should be deﬁned at the domain boundary to
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simulate the complete FEM model. The COMSOL software provides numerous boundary
conditions speciﬁc for each physical interface. The boundary conditions needed for simulating
the proposed model are described below.
2.4.3.1 Electrical boundary conditions
The phase-change material and electrode domains are included in the electric currents (ec)
interface. It is therefore necessary to deﬁne the required electrical boundary condition at
the corresponding domain boundary of GST and TiN. This also means that the interface
between the conductors (GST, TiN) and SiO2 should be set. The potential is applied at the top
electrode, and the bottom electrode is assumed to be at electrical ground (V = 0). This can be
implemented using the electric potential and ground features from the ec interface. The initial
value across the GST and TiN domain is assumed to be at zero potential (V = 0).
All other domain boundaries of the conducting medium (GST, TiN) are assumed to be electri-
cally insulating, such that there is no current ﬂow across them. This can be modeled by using
the Electric insulation feature. If J is the electric current density and nˆ is the normal to the
surface, the electrical boundary condition implemented can be expressed as
nˆ ·J = 0; (2.31)
2.4.3.2 Thermal boundary conditions
Unlike the electrical boundary condition, the thermal boundary conditions are ever more
critical as they determines the thermal conduction pathways and therefore, the temperature
distribution attained within the device for any given applied power. In the real-case scenario,
the thermal boundary conditions of the operating device are greatly inﬂuenced by the ambient
temperature and the thermal resistance of the system surroundings. Similar to the electric in-
sulation boundary condition, the thermal insulation boundary condition can be implemented
by
nˆ ·q = 0; (2.32)
However, it is not straight forward to capture the practical thermal boundary conditions in
the ﬁnite-element model, as assuming a constant temperature (room temperature, say 300 K)
at the domain boundary will over estimate the cooling effect of the system surroundings.
Similarly, assuming a thermal insulation at the model boundary (2.32), will under estimate the
cooling effects of the surroundings. Hence, there is a need for a dynamic thermal boundary
condition that can be used to estimate the actual ﬂow of heat ﬂux at the boundary between
the device under operation and its surroundings. Such a boundary condition can be tuned to
exactly match the thermal environment of the actual experimental platform used for device
measurements.
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Assuming a heat ﬂow across the domain boundary, the heat ﬂux at the boundary can be
deﬁned by
q = h ·ΔT (2.33)
ΔT =Q ·Rth = q · A ·Rth
→ h = 1
A ·Rth
(2.34)
Rth ≈
∫∞
rs
ρth
dr
4πr 2
≈ 1
4πrskth
→ h = 4πrskth
4πr 2s
= kth
rs
(2.35)
ρth and κth are the thermal resistivity and the thermal conductivity of the surrounding in-
sulator (system). rs is the radius of the system. h is the input parameter for the thermal
boundary condition, and it can be ﬁne-tuned to match the thermal surroundings of the actual
device. Figure 2.9 depicts the assumed heat ﬂux boundary condition for the given geometry.
Figure 2.10 illustrates the variations in the thermal proﬁle according to the thermal boundary
conditions. The initial value of the dependent variable across the geometry was assumed to
be at the ambient operating temperature (T = Tamb).
Tamb
Rth dr
r
rs
cell
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TiN
TiN
GST
SiO2
Tamb
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Figure 2.9: (a) Thermal system with Tamb as the ambient temperature of the surroundings.
Rth is the thermal resistance of the surrounding medium. (b) Implementation of the heat ﬂux
thermal boundary condition (dotted blue line) in the geometry studied.
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Figure 2.10: (a) Heat ﬂux boundary condition with h calibrated to the system surroundings.
(b) Constant temperature boundary condition (300 K). The thermal proﬁle attained is different
in the two cases.
2.4.3.3 Interface resistances
Apart from the thermal and electrical models and the boundary conditions described, the in-
terface between the materials plays a vital role in heat diffusion. Experimental measurements
suggested that large thermal boundary resistances exist at the interfaces between the phase-
change material with the electrodes and the surrounding insulating materials [Reifenberg
et al., 2010; Battaglia et al., 2010]. In the case of the mushroom-type devices considered here,
a thermal boundary resistance (TBR) exists between the GST-TiN and GST-SiO2 interface and
a electrical contact resistance at the GST-TiN interface.
TBR at the interface determines the heat conduction pathways and therefore directly inﬂu-
ences the thermal efﬁciency. Such interface resistances are known to have a signiﬁcant impact
on the programming characteristics of the device. Thermal conduction across the GST-TiN bot-
tom electrode interface is especially critical in heat conﬁnement in the active region. Typically,
in the case of mushroom-type devices, the hotspot is located close to the bottom electrode.
With its high thermal conductivity, the bottom electrode favors the easy heat ﬂow owing to its
thermally low-resistive path. However, the TBR at this particular interface helps in achieving
better thermal conﬁnement and thereby in pushing the hotspot closer to the interface. If the
hotspot is located closer to the bottom electrode, less power is required to RESET the device,
resulting in increased efﬁciency.
Recently, Reifenberg et al. studied the impact of including the thermal boundary resistance in
Multiphysics modeling [Reifenberg et al., 2008]. They observed that with increasing values of
TBR at the GST-TiN interface, there was a considerable reduction in the programming current.
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Therefore, TBR should be precisely modeled and included in the geometries, where the TBR is
comparable to bulk thermal resistances in series with the interfaces.
For the thermal model, the pair thin thermally resistive layer feature in the heat transfer
in solids (ht) interface was used to model the thermal boundary resistance at the required
interface. Similarly, an electrical contact resistance exists at the GST-TiN interface. In the
electrical model, the pair contact impedance feature of the electric currents (ec) interface can
be used to integrate the electrical contact resistance at the GST-TiN interface.
Interface Peltier effect: The interface Peltier component (2.26) at the GST-TiN interface can
be implemented as an additional heat ﬂux source at the boundary between the two domains.
The Pair boundary heat ﬂux source feature of the heat transfer interface was used to model the
interface Peltier effects. The discontinuity in the Seebeck coefﬁcient can be captured by using
the extrude geometry feature, where the TiN boundary is projected onto the GST boundary
and the difference in the Seebeck coefﬁcient at these two boundaries can be evaluated.
2.4.4 Programming and Readmodel
Temperature (K)
T > TmPROGRAM
Tm
Conductivity (S/m)
READ
Figure 2.11: Simpliﬁed program/read model implemented in COMSOL to capture the phase-
change process. Based on the thermal proﬁle attained in the program sub-model, the con-
ductivity is modiﬁed in the read sub-model. Tm is the melting temperature of GST (typically
around 900 K).
To model the phase-change switching process, two separate sub-models (programming and
read) were implemented. The programming model evaluates the temperature based on the
applied electric pulse and the temperature-dependent material properties starting from the
crystalline phase. Based on the temperature distribution of the programming model, the
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necessary material properties are modiﬁed in the read model corresponding to the crystalline
(Tprogram < Tm) and amorphous (Tprogram > Tm) states. Figure 2.11 illustrates the program and
the read model. These two sub-models will be simulated simultaneously, and the thermal
input from the programming model is continuously fed back to the read sub-model.
Instead of a complete crystallization model to capture the phase-change kinetics, a compact
model to capture the transition from the crystalline to the amorphous state was implemented.
As the main focus is on measuring the efﬁciency in terms of programming power and on
investigating the thermoelectric physics rather than the phase-change kinetics, this simpliﬁed
approach for the phase transition was devised to reduce the complexity of the model. For
the kind of analysis performed in this thesis, I believe that the proposed way of modeling the
phase-change process is accurate enough to study the device behavior, without an actual need
for the crystallization model.
2.5 Material properties
With the complete model implemented in COMSOL, the ﬁnal critical component required to
simulate the model is the material properties. Given the signiﬁcant research focus on chalco-
genide materials in the past decade, extensive research has been performed, both theoretically
and experimentally, in better understanding the nature of its thermal and electrical properties.
We can rely on the literature for almost all of the material properties needed.
2.5.1 Electrical Conductivity
As described in Section. 2.3.1.2, one of the fundamental property of these materials, which
made data storage feasible, is the electronic threshold switching phenomenon. In the past
decade, several models for the electrical conductivity of GST have been proposed to describe
the so-called snap-back mechanism (thrshold switching). Early models tried to explain the
ﬁeld-dependent property of the conductivity by calculating the number of free charge carriers
via the rate equations and by considering the number of traps and generation-recombination
mechanisms [Adler et al., 1980].
2.5.1.1 Poole–Frenkel condcutionmodel
The most widely used model to describe the exponential current-voltage characteristics of
amorphous semiconductors is the Poole–Frenkel (PF) conduction mechanism [Frenkel, 1938;
Hill, 1971]. The Poole−Frenkel model suggests that the increase of electrical conductivity in
the intense ﬁeld is due to an increase in the number of free electrons and not their mobility.
Poole−Frenkel-based conduction mechanism have already been veriﬁed in amorphous phase-
change materials [Owen and Robertson, 1973]. Ielmini and Zhang proposed an extended
version of the Poole−Frenkel effect to explain the sub-threshold conduction behavior typically
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Figure 2.12: Field- and temperature-dependent electrical conductivity for the crystalline
and the amorphous phase of the GST. The data points are the experimental conductivity
measurements of GST thin-ﬁlms from [Raoux et al., 2014].
seen in these materials [Ielmini and Zhang, 2007]. In the low-ﬁeld regime, charge carrier
emission from traps can be activated with an activation energy, Ea (Ea = Ec–Et ), corresponding
to the energy level of the trap state. The number of charge carriers will then be given by
nc ∼ exp
(
− Ea
kBT
)
; (2.36)
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Poole and Frenkel were the ﬁrst to modify (2.36) by including an additional term to account
for the barrier lowering of the activation energy by the applied electric ﬁeld. According to the
PF model, the ﬁeld-dependent electrical conductivity for a high concentration of trap states
can be given by
σPF ∼ exp
(
− Ea +β
′E
kBT
)
, (2.37)
where β′ = Δz2 . Δz is the inter-trap distance in nm, and E is the applied electric ﬁeld (V/m).
Field dependence: While implementing the conductivity function, care was taken to im-
plement the temperature dependence with Fermi–Dirac statistics rather than with Boltzman
statistics to be able to also describe the on state, in which the quasi Fermi levels are close to or
even within the bands. According to the PF model, the electrical conductivity of the GST as
the function of both the electric-ﬁeld and temperature is given by
σ=σ0 ·F(−EPF /kB ·T ), (2.38)
where F( ) denotes the Fermi integral. σ0 can be approximated as
σ0 = q ·μ ·4π ·N3/2c ·T 3/2, (2.39)
where Nc is the effective density of states, q is the electronic charge (C), T the temperature (K)
and μ the mobility (m2/V·s). The effective density of states is given by
Nc =
(
m ·me ·kB
2 ·π2 ·h2barc
)3/2
. (2.40)
The ﬁeld-induced barrier-lowering term is given by
EPF = Ea −dz ·E/2, (2.41)
where Ea is the activation energy of GST in eV and E is the applied electric-ﬁeld in V/m. dz is
the inter-trap distance in nm. The same conductivity model was used to represent both the
crystalline and the amorphous phase of the GST using different values of the activation energy
and the inter-trap distance.
Once in the on-state, the conductivity of both the amorphous and the crystalline state is
similar, as can be seen from Fig. 2.12 in the high-ﬁeld regime. Also at very high ﬁelds, there is
no signiﬁcant temperature dependence of the conductivity. In the on-state, the high current
ﬂowing through the material can quickly heat up the phase-change material, as the current is
only limited by the series resistance of the device, which is typically the low-resistance bottom
electrode. A further increase in the applied voltage will be sufﬁcient for the phase-change
material to reach temperatures on the order of its melting temperature.
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2.5.2 Thermal conductivity
Recently, Risk et al. measured the thermal conductivities of the amorphous and crystalline
phases of GST and other phase-change material using the “3ω voltage” method [Risk et al.,
2009]. They observed that the phase-change material in its high electrical conductivity state
(crystalline) exhibits a thermal conductivity close to that proposed by the Wiedemann–Franz
value, implying that electrons dominate thermal transport at higher conductive states. In
contrast, the thermal conductivity of the states with lower electrical conductivity (amorphous)
substantially exceeds the value speciﬁed by Wiedemann–Franz, implying that phonons domi-
nate thermal transport in those cases.
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Figure 2.13: Crystalline and amorphous thermal conductivity of GST as a function of tempera-
ture (K). κele is the electronic contribution and it follows the electrical conductivity using the
Wiedemann–Franz law. κpho corresponds to the phononic contribution. Its values are taken
from the literature [Lee et al., 2013].
These measurements conﬁrm that the thermal conductivity of GST tends to have both an elec-
tronic and a phononic contribution. The electronic component correlates with the electrical
conductivity in the form of the Wiedemann–Franz law. The relationship between the electrical
and the thermal conductivity means that the thermal conductivity can easily be inferred from
the easily measurable electrical conductivity rather than from the hard-to measure thermal
conductivity. Figure 2.13 summarizes the electronic and the phononic component as a func-
tion of the temperature (K). The electonic contribution and the total thermal conductivity can
54
2.5. Material properties
10?2 100 102 104
0
0.5
1
1.5
2
2.5
3
used in the model
a?GST
c?GST
Electrical conductivity (S/m)
Th
er
m
al
 c
on
du
ct
iv
ity
 (W
/m
.K
)
Figure 2.14: Thermal conductivity as the function of the electrical conductivity. At higher
electric ﬁelds, the conductivity increases drastically and so does the thermal conductivity
according to the Wiedemann–Franz law. The data points represents the thermal conductivity
measurements of GST at room temperature [Risk et al., 2009].
be given by
κele(E ,T )=σ(E ,T ) ·L ·T , (2.42)
κ=κele +κpho , (2.43)
where κ is the total thermal conductivity (W/m-K) of GST,σ is the electrical conductivity (S/m)
of GST. σele represents the electronic component and is the contribution from the standard
Wiedemann–Franz law. κpho is the phonon-mediated contribution in terms of the thermal
conductivity and is different for the crystalline and amorphous states. The corresponding
values used in the simulation are 0.4 (W/m-K) and 0.27 (W/m-K) [Lee et al., 2013]. Figure 2.14
plots the total thermal conductivity as a function of the electrical conductivity (S/m).
2.5.3 Seebeck coefﬁcient
The Seebeck coefﬁcient of any given material measures the quantity of thermoelectric voltage
induced while a temperature gradient exists across the material. The Seebeck coefﬁcient of the
material can be positive or negative depending on the type of semiconductor, p-type or n-type.
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In the case of GST, the charge carriers ﬂow in the direction of the heat ﬂow, and hence GST
has a positive Seebeck coefﬁcient. In contrast, the TiN electrode exhibits negative Seebeck
coefﬁcient.
Lee et al. measured the phase- and temperature-dependent Seebeck coefﬁcient of 25 nm and
125 nm-thick GST ﬁlms for a range of temperatures, from room temperature to 300◦C, using
a silicon-on-insulator experimental structure in which a buried oxide layer induces lateral
temperature ﬁelds. The temperature dependence of the Seebeck coefﬁcient was studied and
explained by using various models [Lee et al., 2012].
However, experimental measurements are available only over a short temperature range, and
thus the data must be extrapolated for use in the model for the simulation. Given the model
requirement to have Seebeck values for a wide range of temperatures, an alternative approach
is to use the theoretical expression developed by [Mott and Davis, 1967] for the Seebeck
calculation. The Seebeck expression for homogeneous, non-degenerative semiconductors is
given by
S = kB ·
(
EPF
kB ·T
+
(
1+exp
(
EPF
kB ·T
))
· ln
(
1+exp
(−EPF
kB ·T
)))
, (2.44)
where EPF is given by
EPF = Ea −dz · E
2
, (2.45)
where Ea is the activation energy in eV, E is the electric ﬁeld in S/m and dz is the inter-trap
distance in nm. The activation energy reduced by ﬁeld-induced barrier lowering can be
used to calculate the Seebeck coefﬁcient. The corresponding values of the activation energy
and the inter-trap distance are used in the conductivity model to calculate the Seebeck for
the crystalline and the amorphous state, respectively. Figure 2.15 illustrates the ﬁeld- and
temperature-dependent Seebeck coefﬁcient values for the crystalline and the amorphous state
used in the simulations. The ﬁgure also compares the Seebeck values used in the model with
experimental measurements from [Lee et al., 2012]. It is evident that (2.44) closely resembles
the measured data and can therefore be used to evaluate the Seebeck coefﬁcient at higher
temperatures.
2.5.4 Interface resistance
2.5.4.1 Thermal boundary resistance
GST-SiO2 thermal boundary resistance: The TBR at the interface between GST and SiO2,
typically used as insulating layer between the devices, signiﬁcantly inﬂuences the heat dif-
fusion from the active region and therefore impacts the temperature distribution attained
within the device. Battaglia et al. measured the thermal boundary resistance at the GST
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Figure 2.15: Field and temperature-dependent Seebeck coefﬁcient of the crystalline and
the amorphous phase of the GST. The same activation energy numbers were used for the
crystalline and amorphous phases. Measurement data from [Lee et al., 2012] is shown for
comparison.
and amorphous SiO2 interface for wide range of temperatures from room temperature to
400◦C. The measurements suggest that the thermal boundary resistance at the GST-SiO2 inter-
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face depends on the thickness of GST and it becomes even more dominant as the thickness
approaches the nanometer regime [Battaglia et al., 2010].
GST-TiN thermal boundary resistance: The TBR at the GST and TiN interface is critical in
determining the location of the hotspot. Reifenberg et al. used pico-second time domain
thermal reﬂectance (TDTR) based methods to separate the TBR from the intrinsic thermal
resistance and precisely measure the TBR at the GST-TiN interface for temperatures ranging
from 30◦C to 325◦C [Reifenberg et al., 2010]. They observed that with increasing temperature,
the GST-TiN interface varies from ∼ 26 m2·K/GW at room temperature to 18 m2·K/GW at
300◦C. These temperature-dependent TBR values are used at the GST-TiN interface both at the
top and the bottom electrode. The values are extrapolated for the high temperatures required
during the simulations.
2.5.4.2 Electrical contact resistance
Kencke et al. measured the electrical contact resistance at the interface between the bottom
electrode and amorphous GST for a PCM device [Kencke et al., 2007]. The electrical contact
resistance at the interface is estimated to be 2.6 x 10−11Ω·m. This was included in the GST-TiN
interface at the top and the bottom electrode.
2.5.5 Properties of Titanium nitride (TiN)
The electrical and thermal material properties of bulk TiN (top and bottom electrodes) are used
for the simulation. Temperature-dependent thermal conductivity values from the literature
are used [Shackelford and Alexander, Dec. 2000]. The Seebeck coefﬁcient is estimated using
the Mott equation for metals [Mott and Davis, 1967]. It is given by
STiN =−
k2Bπ
2
3
T
{
d(ln(σ(E)))
dE
}∣∣∣∣∣
E=EF
; (2.46)
Figure 2.16 shows the temperature dependence of the thermal conductivity and the Seebeck
coefﬁcient of TiN. The other material properties required for the simulation include the
speciﬁc heat capacity, the density and the relative permittivity. The values for them are all
taken from the literature and summarized in Table 2.1.
2.5.6 Properties of Silicon-di-oxide (SiO2)
In typical PCM arrays, SiO2 is used as insulating spacer between adjacent memory devices. In
our geometry, the PCM device is assumed to be completely enclosed by an SiO2 insulating
layer. The insulating medium is only included in the thermal model and hence the electrical
conductivity and the Seebeck coefﬁcient are undeﬁned. For the thermal properties, Yamane
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Figure 2.16: Temperature-dependence of the thermal conductivity and the Seebeck coefﬁcient
of TiN. The values are taken from [Mott and Davis, 1967] and [Shackelford and Alexander, Dec.
2000].
et al. have measured the thermal conductivity of SiO2 thin ﬁlms deposited through various
fabrication procedures and the corresponding values were used for the simulation [Yamane
et al., 2002]. Table. 2.1 summarizes the list of material parameters required by the model and
the corresponding values used in the simulations.
Table 2.1: Material properties required for the simulation of the model. The data is obtained
from [Battaglia et al., 2014], [Njoroge et al., 2002], [Shackelford and Alexander, Dec. 2000],
[Shportko et al., 2008].
Material property GST TiN SiO2
Thermal conductivity (W/m-K) κ(E ,T ) κTiN(T ) 1.4
Electrical conductivity (S/m) σ(E ,T ) 2 x 105 10−14
Seebeck coefﬁcient (V/K) SGST(E ,T ) STiN(T ) 0
Density (Kg /m3) 6220 5200 2600
Speciﬁc heat capacitance (J/Kg-K) 212 620 1190
Relative permittivity 33 1 3.9
2.6 Summary
The theory of thermoelectric physics was presented followed by the modiﬁcations of the
Poisson equation and the heat diffusion equation to capture the thermoelectric physics.
The typical mushroom-type device geometry was implemented in COMSOL Multiphysics.
Detailed implementation procedures for each of the required physical phenomenon were de-
scribed. Finally, the practical ﬁeld- and temperature-dependent material properties required
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for the simulation were also presented.
Although the focus was mainly on mushroom-type devices and GST material, the same proce-
dure can be extended to any device geometry and/or any kind of phase-change material. The
validation of the proposed model by a comparison of the simulation results with experimental
measurements is described in the next chapter.
Contributions:
• Devised, developed and implemented the complete thermoelectric ﬁnite-element-
basedmodel in the COMSOLMultiphysics software.
• Performed extensive investigation and analysis to deﬁne the boundary conditions of
themodel and to implement the interface thermoelectric effects.
• Field- and temperature-dependenceof thematerial propertieswere thoroughly stud-
ied, and a compact model was used to deﬁne the material properties so as to main-
tain the simplicity of themodel.
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novel device design
In this chapter, I validate the thermoelectric model developed and implemented in the pre-
vious chapter. The main motivation behind the modeling approach is to precisely capture
the switching characteristics of the device in terms of the programming power. The proposed
model was simulated, and the results will now be compared with experimental measurements
over a wide range of ambient operating temperatures. A brief description of the experimental
platform to characterize the device is presented. Then the model is validated by the compari-
son of some of the interesting device characteristics, which are experimentally measured, with
the simulation results. From the modeling perspective, I explain the possible reason for the
distinct behavior seen in these devices for opposite bias-polarity conditions.
Given the continued scaling trends observed in PCM technology, I also brieﬂy discuss the
prominent limiting factor of device scalability, namely, the thermal disturb. The problem
of thermal disturb is described and I propose a compact model for easier evaluation of the
temperature distribution in highly-dense PCM arrays, which is otherwise an exhaustive and
time-consuming process with FEM-based modeling. Finally, based on the numerous insights
obtained from the thermoelectric model described, I propose two novel device-design ideas,
that use thermoelectric effects, to improve the device efﬁciency in one case and to increase
the memory capability in the other.
This chapter is organized as follows: Section. 3.1 details the experimental platform used to
characterize the PCM devices. Section. 3.2 describes the key device characteristics which can
be efﬁciently captured by the model, thereby providing valuable insight into device operation.
Section. 3.3 presents the understanding of the contrast device behavior for opposite bias-
polarity. Section. 3.4 explains the impact of criticalmaterial properties on the device operation.
In Section. 3.5, I discuss the phenomenon of thermal disturbance and a compact model to
investigate the same in highly-dense PCM arrays. Finally, Section. 3.6 proposes a couple of
novel device-design ideas which can exploit the thermoelectric effect to improve the device
efﬁciency and memory capacity.
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3.1 Characterization platform
Experimental measurements were performed on nano-scale PCM devices based on the
mushroom-type device topology. The devices were fabricated in the 90 nm technology node,
with the bottom electrode (heater) created via a sub-lithographic key-hole process [Breitwisch
et al., 2007]. The phase-change material is doped GST (d-GST). There is no access device in
series with the device, but, a resistor of approximately 5 kΩ is introduced on-chip in series
with the PCM device to limit the current.
The experiments were performed on a JANIS ST-500-2-UHT nitrogen-cooled cryogenic probe
station that can operate from 77 K to 400 K and offers a temperature stability of < 50 mK. Two
heaters with 50 W and 25 W power and placed at different positions in the chamber allow
temperature control. The temperature is measured at four points inside the chamber by
calibrated Lakeshore Si DT-670B-CU-HT diodes with an accuracy of < 0.5 K. The temperature
was regulated using a Lakeshore 336 Automatic Temperature Controller. To achieve higher
temperatures, the sample was mounted on an invar block with two embedded tungsten
heaters. The temperature was measured using a thermocouple inserted into the invar block
and controlled via a Eurotherm temperature controller. The temperature on top of the PCM
chip was calibrated using an Omega silicon diode sensor.
To thermally isolate the sample, a radiation shield is ﬁxed above the sample mount and
thermally connected to the nitrogen out-ﬂux. To avoid heat exchange via convection and
water condensation at low temperatures, the experiments were done under vacuum (average
pressure of 10−5 mBar).
The chamber has six ports. Only one of them was used to connect a high-frequency Cascade
Microtech Dual-Z probe. The high-frequency probe is connected with cooling braids to the Cu
chuck to guarantee that the sample and the probe are at the same temperature. The sample is
ﬁxed on the Cu sample mount inside the vacuum chamber by a metal clip.
A Keithley 2400 SMU was used for DC voltage or current outputs and the measurement
of the corresponding current or voltage at the sample. An Agilent 81150A Pulse Function
Arbitrary Generator was used for AC voltage outputs (cell switching) and a Tektronix TDS3054B
oscilloscope for AC voltage and current measurements. Mechanical relays were used to switch
between AC and DC measurements. The device resistance was measured at a constant read
voltage of 200 mV, and the current-voltage (I −V ) characteristics were measured using the
current output mode of the SMU from 1 nA to 1 μA.
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3.2 Device characteristics
3.2.1 Model simulation
In contrast, the implemented full-ﬂedged thermoelectric model is simulated using the ﬁeld-
and temperature-dependent material properties and boundary conditions described in the
previous chapter. The material properties are implemented as MATLAB functions with the
electric ﬁeld and temperature as input parameters. Using the MATLAB Livelink interface
feature in COMSOL, the MATLAB functions are directly used to specify the material property
of the respective device domains. A time-dependent iterative solver was used to solve for the
dependent variables (voltage, V and temperature, T ) using the transient simulations. Voltage
pulses with similar amplitude, pulse-width, leading and trailing edges corresponding to the
experiments are applied to the programming model, and a constant read voltage of 200 mV
was applied to measure the resistance.
Once the model is simulated, using the various post-processing features offered by COMSOL
Multiphysics, we were able to visualize the voltage and temperature distribution within the
device and capture the resistance vs. programming power plots, we could even visualize the
current density and individual volumetric heating contributions from each thermoelectric
component, apart from the Joule heating.
3.2.2 Temperature distribution
Given that the phase-change switching phenomenon is an electro-thermal process, one of
the basic efﬁciency measure is the temperature distribution attained within the device for the
applied electrical power. Using the 2D Plot Group and 1D Plot Group features from the Results
interface, we can capture the spatial and the temporal distribution of any physical quantity
(temperature, voltage, current density, heat ﬂux, electric ﬁeld, etc.) for any value of power
within the range of applied input power across any plane or line within the device.
From the simulations, it can be conclusively shown that the “hotspot” is located close to the
bottom electrode (around 10 nm - 15 nm from the GST-bottom electrode interface). This can
be attributed to the extreme asymmetry in the device geometry between the top and bottom
electrodes. The substantially narrower bottom electrode (heater) results in increased current
density and therefore the Joule heating power (I 2R) is maximum in the phase-change material
close to the bottom electrode interface. This region, where the hotspot is located, is usually
referred to as the active region.
Fig. 3.1 represents the thermal proﬁle within the device for different ambient temperatures,
but for the same applied power of 600 μW. Figure 3.2 captures the temperature proﬁle along
the symmetry axis of the device. Owing to the difference in the ambient temperature and
hence the different thermal boundary conditions, a lower power is required to reach the
melting temperature at the rim of the bottom electrode to create a plug, leading to a reduced
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Figure 3.1: 2D thermal proﬁle of the device for different ambient temperatures (200 K, 300 K,
400 K) for the same applied input power of 600 μW. Tm is the melting temperature of GST. The
black dot denotes the location of the peak temperature (Tpeak) attained.
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Figure 3.2: 1D temperature plot along the symmetry axis of the device (as shown in the inset)
for different ambient temperatures (200 K, 300 K, 400 K) for the same applied input power of
600 μW. The dashed arrow traces the hotspot location for different ambient temperatures.
RESET current at higher ambient temperatures. However, comparing the differences in peak
temperature (≈ 290 K ) attained in the extreme cases of 200 K and 400 K, it is evident that
apart from the inﬂuence of ambient operating temperatures, also the temperature-dependent
conductivity could have played a role in increasing the Joule heating component at higher
ambient temperatures.
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3.2.2.1 TBR inﬂuence on temperature distribution
The discontinuity in the temperature proﬁle seen at the interface between GST-SiO2 and
GST-TiN is due to the interface thermal boundary resistance. TBR results from the difference
in electronic and vibrational properties of the two dissimilar materials at their interface. When
phonons or electrons attempt to travel across such interface, because of scattering only a
certain fraction will succeed in transporting energy from one material to the other.
3.2.3 Thermoelectric heating components
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Figure 3.3: Individual volumetric heating contributions (W/m3) from the thermoelectric
heating at room temperature for an applied power of 1.1 mW expressed in log scale across
the ABCD plane in Fig. 2.8. (a) Total heat, (b) Joule heating, (c) Thomson heating, and (d)
Bridgman heating. The Peltier heating contribution is non-existent owing to the homogeneous
GST medium. However, there will be a signiﬁcant heating contribution from the interface
Peltier effect at the GST-TiN interface.
The individual volumetric thermoelectric heating components as described in Section 2.3 are
shown in Fig. 3.3. The Joule heating is predominant and is concentrated within the phase-
change material in the region closer to the GST and the bottom electrode interface, owing to
the high current density in the vicinity of the bottom electrode and the conductivity of GST.
This region deﬁnes the active region, where the peak temperatures are attained.
Apart from Joule heating, the Thomson heating component is dominant and is concentrated
in the active region closer to the GST-TiN interface. However, remembering from Section 2.3,
Thomson heating is directly proportional to the temperature gradient and the gradient of the
Seebeck coefﬁcient with respect to temperature. Given that the peak temperature is attained
in the active region, the temperature gradient (∇T ) and the Seebeck gradient with respect to
the temperature (∂S/∂T ) are both maximum in the active region, and henceforth resulting in
the Thomson heating term. In the material properties of GST, a homogeneous medium was
assumed and hence there will be no contribution from the Peltier heat as the Seebeck gradient
will be zero (∇S = 0). Lastly, the Bridgman heat term was proportional to the gradient in the
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Figure 3.4: Individual volumetric heating contributions (W/m3) from the thermoelectric
heating at room temperature for positive bias with an applied power of 600 μW expressed in
log scale along the symmetry axis of the device.
current density.
Fig. 3.4 depicts the individual thermoelectric heating terms along the symmetry axis of the
device. It is evident that the thermoelectric heating is more concentrated in the active region.
While Thomson heating adds up with Joule heating, the Bridgman component has a cooling
effect. However, the overall impact of thermoelectric effect is positive as the total heating
component is higher than the Joule heating term. Although, Peltier heating is non-existent in
the active region, the interface Peltier effect implemented at the GST-TiN interface provides
an additional Peltier heating component. Recalling from (2.24), apart from the prominent
discontinuity in the Seebeck coefﬁcient at the interface, the high temperature and current
density attained in the vicinity of the interface contribute to the interface Peltier heating
component.
3.2.4 Programming I–V characteristics
Fig. 3.5 depicts the I −V characteristics while programming the device, starting from the
crystalline state and for different ambient operating temperatures. The conductivity model
used for the GST limits the current through the device in the sub-threshold regime. At very
high ﬁelds, owing to the exponential current dependence of the PF model (threshold switch-
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Figure 3.5: The programming I −−V characteristics for different ambient temperatures (200 K,
300 K, 400 K) from the simulations compared with those of the experimental measurements.
The model is able to capture the sub-threshold regime accurately.
ing), the conductance of the phase-change material is high such that the resistance of the
heater dominates the I −V characteristics. The model is able to capture the current ﬂowing
through the device accurately. The temperature-dependent conductivity captures the exact
characteristics for different ambient temperatures.
3.2.5 Resistance vs. programming power
RESET being the power-hungry process, the device efﬁciency is usually determined by the
programming power required to switch (RESET) the device. Figure 3.6 depicts the experimen-
tal measurements and simulation results of the resistance vs. programming power plots for
different ambient temperatures. It can be seen that the device is more efﬁcient at higher ambi-
ent temperature. This is straight-forward because given the higher temperature at the device
boundary, only a lower power is required to attain the melting point. However, apart from the
temperature difference at the device boundary, also the location of the hotspot closer to the
bottom electrode (in the case of 400 K) is due to the increased Joule and Thomson heating
contributions at higher temperatures. This directly gets translated into lower programming
power. Regarding the SET and RESET resistances, the conductivities of both the crystalline
and the amorphous GST are ﬁeld- and temperature-dependent. The higher the temperature,
the higher the conductivity and hence the lower the SET and RESET resistances.
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Figure 3.6: The resistance vs. programming power plots for different ambient temperatures
(200 K, 300 K, 400 K) from the simulations compared with the measured data. The temperature-
dependent conductivity closely captures the evolution of the SET and the RESET resistances
with applied input power.
3.2.6 Experimental measurements
Figures 3.5 and 3.6 shows a complete set of I −V and programming curves measured at
different ambient operating temperatures ranging from 200 K to 400 K in steps of 100 K. For
each point in the programming curves, the PCM device was ﬁrst RESET with a 5 V voltage
pulse with sharp leading and trailing edges of 16 ns. To SET the device, then a triangular pulse
with a peak voltage of 3.5 V and a long trailing edge of 6 ms was applied to ensure complete
crystallization at all temperatures. Next, voltage pulse of varying amplitude with a duration of
1000 ns was applied to the device to ensure steady-state melting, with sharp trailing edges of
16 ns to prevent unwanted re-crystallization. The current that ﬂows through the PCM cell was
measured and the dissipated power calculated according to
Pcel l = Icel l ·Va −Rser · I 2cel l , (3.1)
where Icel l is the measured device current, Va is the applied voltage and Rser is the series resis-
tance of the PCM device (Rser ≈ 5 kΩ). The low-ﬁeld resistance was subsequently measured at
room temperature at a read voltage of 200 mV. The experiments was repeated 10 times per
temperature and the mean values were plotted in the Fig. 3.6.
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3.3 Impact of bias-polarity on device operation
Unlike the Joule heating component, the thermoelectric heating components all are polarity-
dependent and hence irreversible. This implies that the direction of current ﬂow (J ) through
the device greatly impacts the thermoelectric heating terms, including the interface Peltier
term, and therefore the overall temperature distribution attained is different for opposite
directions of current ﬂow. With the square dependence on the current density, the Joule
heating component (J2/σ) is uninﬂuenced by the direction of the current ﬂow.
TiN TiN
TiNTiN
GST GST
600K
750K900K
1050K
600K
750K
900K
1050K
T (K) T (K)
Figure 3.7: 2D thermal proﬁle of the device for opposite bias polarity conditions. (a) Positive
bias (+600 μW). (b) Negative bias (-600 μW); In the positive bias scenario, much higher
temperatures are attained for the same applied input power.
Figure 3.7 illustrates the temperature distribution attained within the device for positive and
negative bias. Owing to the thermoelectric effects, for the same applied input power, much
higher temperatures are reached in the active region in the case of positive bias. Figure 3.8
shows the temperature difference map for the same applied power of 600 μW in the positive
and the negative bias. Figure 3.9 depicts the temperature along the symmetry axis of the device.
From the ﬁgures, it is apparent that for positive bias, heat is evolved at the GST-TiN bottom
electrode interface and heat is absorbed (cooling) at the GST-TiN top electrode interface, and
vice-versa for negative bias. Owing to the asymmetrical geometry of the device (narrower
bottom electrode), the heat absorption and evolution at the top and bottom electrodes are
not equal, and this explains the distinct behavior exhibited by these devices for opposite
bias-polarity conditions (Fig. 3.12).
Figure 3.10 summarizes the resistance vs. programming power for the opposite bias-polarity
condition. The power required to RESET the device in the case of negative polarity is much
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Figure 3.8: Temperature difference between the same applied power input in positive bias
(+600 μW) and negative bias (-600 μW). Clearly, in the case of positive bias, higher tempera-
tures are attained neat the GST-TiN bottom interface.
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Figure 3.9: 1D temperature plot along the symmetry axis (see inset) for positive and negative
bias for the same applied input power of 600 μW.
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Figure 3.10: Resistance vs. programming power plot for positive and negative bias.
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Figure 3.11: Individual volumetric heating contributions (W/m3) for a negative bias with an
applied power of 600 μW along the symmetry axis of the device.
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Figure 3.12: Total thermoelectric heating contribution (W/m3) for an applied power of 600 μW
in both the positive and negative bias conditions measured along the symmetry axis of the
device.
higher than that of the positive bias. In the case of positive bias, the thermoelectric heat-
ing adds to Joule heating, and this helps in pushing the hotspot even closer to the bottom
electrode (heater), thereby making the device more efﬁcient. In contrast, for negative bias,
the thermoelectric heating suppresses (cools down) the Joule heating at the GST-bottom
electrode interface, and this moves the hotspot further away from the heater interface into the
phase-change material (Fig. 3.11 and Fig. 3.12). Thus the thermoelectrics play a vital role in
device operation.
3.4 Inﬂuence of Material properties on device operation
The thermoelectric model was able to accurately capture the device characteristics. The model
can therefore be employed as a tool to study the impact of critical material parameters and
device geometry on the device performance. The resistance vs. programming power curve
is a key parameter for device efﬁciency. In this Section, the inﬂuence of varying the different
material parameters at room temperature (300 K) was studied and is compared with that of
the experimental data measured at room temperature.
3.4.1 Thermal conductivity inﬂuence
While programming, the thermal conductivity of the crystalline GST helps in better heat
conﬁnement within the active region of the device and hence directly correlates to device
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Figure 3.13: Resistance vs. programming power curve at room temperature (300 K) for different
values of the phononic contribution of the thermal conductivity of crystalline GST compared
with the experimental measurement at room temperature.
efﬁciency. As the electronic contribution follows the Wiedemann–Franz law, the resistance
vs. programming power plot is studied for different values of the phononic contribution, and
the results are summarized in the Fig. 3.13. To design an efﬁcient device, the phase-change
material should be chosen such that it has a lower phononic contribution in the crystalline
phase.
3.4.2 Inﬂuence of electrical conductivity
The value of the activation energy used in the conductivity model for the crystalline/amor-
phous phase determines the SET/RESET resistance. It also deﬁnes the temperature depen-
dence of the conductivity. Figure 3.14 and Fig. 3.15 depict the changes in the SET and RESET
resistances as a function of the corresponding activation energy in eV. By proper selection of
these materials, the dynamic resistance range can be increased.
3.4.3 impact of thermal boundary resistance
GST-SiO2 thermal boundary resistance inﬂuence The thermal boundary resistance be-
tween the GST and SiO2 inﬂuences the switching power. The higher the thermal boundary
resistance between GST and SiO2, the higher the thermal heat conﬁnement in the active
region of the phase-change material and, hence, the lower the power required to switch the
device. Figure 3.16 shows the inﬂuence of TBRGST-SiO2 on the resistance vs. programming
power measured at room temperature. Clearly, the higher the thermal boundary resistance,
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Figure 3.14: Resistance vs. programming power at room temperature (300 K) for varying values
of the amorphous activation energy of GST compared with the experimental measurement at
room temperature.
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Figure 3.15: Resistance vs. programming power at room temperature (300 K) for different val-
ues of the crystalline activation energy of GST compared with the experimental measurement
at room temperature.
the higher the efﬁciency of the cell owing to the better thermal conﬁnement.
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Figure 3.16: Resistance vs. programming power at room temperature (300 K) for varying
values of the thermal boundary resistance between the GST and SiO2 compared with the
experimental measurement at room temperature.
3.5 Thermal disturbance in phase-changememory arrays
Given the aggressive scaling trends, particularly in a 4F 2 array conﬁguration, the cell pitch
(distance between adjacent cells) reduces correspondingly. However, the temperature range
attained within a PCM device do not scale with device dimensions as the melting and the crys-
tallization temperatures are material properties and does not decrease with scaling. Therefore
with scaling, there is a increasing possibility of unintended thermal interference between a
PCM device that is being programmed and its neighboring devices. This problem is commonly
referred to as the thermal disturb, thermal cross talk or program disturb. This heating of adja-
cent devices may result in unintended crystallization of PCM material in them thus altering
the programmed state and subsequent data loss. This is a signiﬁcant problem and could be
a key challenge for the current scaling trends associated with PCM arrays. It has triggered
signiﬁcant research efforts in recent years [Kim et al., 2010; Russo et al., 2008].
Thermally activated crystallization of the high-resistive states results in a signiﬁcant reduction
of the resistance, leading to data retention failures in both SLC and MLC PCM. One possible
cause of thermally activated crystallization is the thermal disturb. Once a cell is programmed
to the RESET state, repeated programming of its adjacent cells might induce crystallization of
the cell because of the heat diffused from the neighboring cells. This is also known as thermal
crosstalk or proximity disturbance [Kim et al., 2010].
Thermal disturb is another reliability characteristic that is unique to PCM because of the
deliberate use of heat as a programming mechanism. With the continuously decreasing
cell pitch and given the large temperature gradient attained within the device while RESET
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Figure 3.17: Cross-sectional view of two adjacent cells in an array. While cell 1 is being
programmed the temperature also attains cell 2. Tdist should be well below the crystallization
range of temperature for reliable storage operation. Tpeak is the peak temperature attained in
the cell being programmed.
programming, neighboring cells are prone to partial crystallization and an eventual data loss.
Moreover, with increased neighbor temperature, also the drift behavior is affected by thermal
disturb owing to the temperature-dependence of drift [Ielmini et al., 2008; Sebastian et al.,
2015]. This leads to wider resistance distributions when the cells are thermally disturbed at an
early stage after RESET programming.
The thermal disturb phenomenon has been extensively modeled and simulated. Pirovano et
al. showed with thermal simulations that thermal disturb is low enough, at least at the 65 nm
node, so that it does not affect data retention [Pirovano et al., 2004]. Furthermore, Russo et al.
performed a similar study for nodes extending down to 16 nm and found that isotropically-
scaled devices (all device dimensions scale with the technology node) are completely immune
to the thermal disturb issue, whereas the thermal disturb increases with non-isotropic scaling
[Russo et al., 2008].
Kim et al. showed that isotropic scaling, where the cell dimensions are scaled by the same
scaling factor, causes the thermal disturb to scale proportionately by the same scaling factor
[Kim et al., 2010]. Therefore, isotropic scaling makes thermal disturbance neither better nor
worse than the current node. However, when cell distances are scaled more aggressively at
successive technology generations to improve density and performance, thermal disturbance
can be exacerbated. Therefore, any scaling optimization should involve the careful evaluation
of thermal disturbances.
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3.5.1 Electro-thermalmodel for the analysis of thermal disturbance
I present a compact electro-thermal modeling approach that serves as a simple yet powerful
tool to study the problem of thermal disturb in dense PCM arrays. As described in the previous
section, FEM-based modeling approaches are very popular and can provide numerous insights
into PCM device operation. They are well-suited for device-level studies. However, in the
case of array-level studies, they are typically time-consuming and computationally intensive,
owing to the asymmetrical geometry. Hence, there is a need for a simpler compact modeling
approach to study thermal disturb.
The proposed compact electro-thermal model is simple and can yield reasonably good esti-
mates of the spatial and temporal thermal variations across a PCM cell array. Interdependent
electrical and thermal sub-models constitute the compact electro-thermal model (CETM). In
the CETM approach, each PCM device can be divided into elements based on its components
(electrodes, phase-change material, insulating layer) and typical geometries such as cuboid,
cylinder, etc. The electrical sub-model consists of a simple resistive network representing
the electrical resistance of each conductive element including the “ON state” resistance of
PCM. For an applied voltage, the electrical sub-model yields the current ﬂowing through each
element and hence the power (Pth).
The thermal sub-model uses a simple thermal-equivalent electrical circuit for each element to
obtain the heat ﬂow and temperature distribution throughout the cell at the speciﬁed node
points. The well-known analogy between heat ﬂow and electrical conduction is applied in it,
with the temperature represented as voltage and the heat ﬂow represented as electric current.
The thermal and the electrical equivalence are summarized in (3.2) and (3.3). σ and κ are the
electrical and the thermal conductivity, respectively. J and q represent the current density and
the heat ﬂux. V and T denote the voltage and temperature. Cel and Cp are the electrical and
the speciﬁc heat capacitance, respectively.
∇V =− J
σ
⇔∇T =−q
κ
(3.2)
Cel
dV
dt
= J ⇔Cp dT
dt
= q (3.3)
In the thermal sub-model, each element can be modeled as a node containing thermal
resistances representing its resistance to heat ﬂow, the thermal capacitance representing its
ability to store heat, and a current source (only if there is active electric power dissipation) to
represent the source of heat. Pth represents the input power from the electrical sub-model for
each element.
The electrical and the thermal sub-model corresponding to the conﬁned cell architecture
are shown in Fig. 3.18. The thermal resistances Rx , Ry and Rz represent the resistance to
the heat ﬂow in the orthogonal directions x, y and z, respectively. Cth deﬁnes the thermal
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Figure 3.18: (a) Vertical cross-section of the conﬁned cell architecture; BAR is the insulating
layer surrounding the phase-change material. (b) Electrical sub-model for calculating Pth.
Rtec, Rpcm and Rbec represent the electrical resistances of each element. I is the current ﬂowing
through the element. (c) Thermal sub-model circuit for a temperature proﬁle evaluation. Rx,
Ry and Rz represent the thermal resistances in the x, y,z orthogonal directions respectively.
Pth is the Joule heating power input and Cth is the thermal capacitance for each element.
capacitance at each node (3.3). These resistances and capacitance can be calculated from the
device geometry and material properties, such as the thermal conductivity and the speciﬁc
heat capacitance. The temperature map from the thermal sub-model can then be used to
determine the location of the “hotspot”. To evaluate the temperature distribution within an
array, such CETMs are repeated together with the respective nodes for the insulation barriers
and the metal interconnects.
3.5.2 Conﬁned-cell topology - case study
To validate the accuracy of the CETM approach, the thermal cross-talk analysis is performed
on a representative conﬁned-cell architecture [Kim et al., 2010]. One reason for choosing
that topology is that the current generation of PCM devices which are being fabricated are
all conﬁned-cell topology devices. Realistic cell geometry parameters are obtained from the
literature. For the complete switching of the device, the temperatures at the nodes (1 and
2 in Fig. 3.18) should be above the melting temperature of GST. The switching voltage for
programming can be evaluated between these sub-models in a few iterations until the peak
temperatures at speciﬁc nodes (based on the device geometry) reach the melting temperature.
In the cell architecture studied, the peak temperature occurs in the center of the cell, spatially
represented by the node of the PCM element. Although the resolution of the temperature
distribution depends on the number of elements in the electrical and the thermal sub-model,
there is no need to have any prior knowledge about the temperature map, as we are more
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interested in the neighboring temperatures than in the exact switching power. In the case of
asymmetrical cell geometries (where the peak temperature does not occur in the center as in
the case of mushroom-type devices), we can break down the PCM element into a few more
(for example, three or four) rather than just one element, in order to ﬁnd the spatial location
of the peak temperature. The CETM does not consider the phase-change kinetics or the phase
dependence of the thermal conductivity. However, for the thermal disturb analysis this is not
a signiﬁcant drawback.
3.5.2.1 FEM vs CETM simulations
The input power is calculated in such a way that the temperature at the PCM boundaries is
greater than the melting temperature of 900 K, to make sure that the cell is RESET to high
resistance. The CETM can be implemented and simulated in SPICE/Spectre-like simulators.
For validation purposes, the CETM model is built and simulated for an array of 9 cells (3 × 3)
with a diode as access device. The results are then compared with the complete 3D FEM-based
simulation results obtained in COMSOL Multiphysics for the same geometry. Figure 3.19
summarizes the comparison results, and shows the good match between the CETM and FEM
simulations. In CETM(1), the entire PCM component is modeled as a single element, whereas
in CETM(2) it is divided into two elements. Clearly, CETM(2) has a higher resolution of the
temperature map and marginally better accuracy than CETM(1).
3.5.3 Scaling study
To illustrate an application of the CETM approach, a scaling study on the thermal disturb
effect is presented. Assuming the extreme scenario, a high RESET pulse is applied to program
the cell and the thermal disturb on an adjacent cell is evaluated. Tdist denotes the temperature
variations of the disturbed cell at the nearest boundary to the cell being programmed (inset of
Fig. 3.20). Tdist is studied for different values of the cell pitch, with the input power normalized
in each case, to obtain the same peak temperature. In order not to disturb the adjacent
cell, Tdist should be signiﬁcantly below the crystallization temperature of the phase-change
material, typically in the range of 460 K-490 K. The band (marked in brown) in Fig. 3.20
denotes this critical temperature range. For the conﬁned cell under investigation, Tdist exceeds
this critical temperature when the cell pitch dimensions are smaller than 20 nm. This is an
indication of the challenges posed by thermal disturb. To explore the possibility of bringing
down this temperature for 20 nm cell pitch dimensions, Tdist is evaluated for various thermal
conductivities of the thermal barrier layer (BAR in Fig. 3.18). This is illustrated in Fig. 3.20.
The results imply that for barrier layers with thermal conductivities of less than 0.3 W/mK,
Tdist falls below the temperature range of fast crystallization. Other approaches to mitigate
the thermal cross talk problem include altering the cell and array geometry and introducing
additional thermal insulation barriers. The CETM could serve as a powerful tool to study all
these aspects.
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Figure 3.19: (a) Cross-sectional view of two adjacent cells with the device geometry. (b) Temper-
ature proﬁle along the AA’ axis showing the temperature map across the cell being programmed
and the disturbed cell. (c) Temperature proﬁle along the BB’ axis showing the temperature
map along the vertical direction of the cell being programmed.
3.5.4 Advantages and limitations
The proposed model can be used to investigate thermal disturb issues in highly dense PCM
arrays. Unlike the thermal proﬁle within the device, in the case of thermal disturb study, we are
mainly interested in the temperature at certain critical nodes of the array. The model is able to
give a good estimate, with much less complexity and computation time involved. The inherent
simplicity and speed of the simulation make this model a powerful tool for providing insights
into the thermal characteristics of a PCM array and in particular for addressing thermal disturb.
The model can also be used to evaluate PCM cell and array designs that mitigate thermal
interference. The effects of altering the thermal properties of materials, the device geometry
and the addition of thermal insulating barriers can readily be studied using this model. The
limited resolution of the thermal proﬁle and the inability to capture the phase-change kinetics
are the major limitations of this approach.
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Figure 3.20: (a) The trajectory of the thermal disturb temperature, Tdist, for decreasing values
of the cell-to-cell pitch. (b) The impact of the thermal conductivity of the insulating BAR layer
on the disturb temperature Tdist.
3.6 Novel device design using thermoelectrics
As described in the previous section, thermal disturb seems to be an important limiting factor
in the continued scalability of PCM arrays. Based on the thorough knowledge of thermoelectric
physics obtained from the completely validated thermoelectric model, I propose a couple
of novel device-design ideas that exploit the inﬂuence of thermoelectric effects to enhance
device performance. The ﬁrst idea is based on using thermoelectric effects for better thermal
conﬁnement, thereby making the device more efﬁcient while simultaneously reducing the
thermal disturb temperature. The second idea focuses on increasing the MLC capability by
using the opposite-polarity bias voltages for programming the intermediate resistance levels.
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3.6.1 Thermal conﬁnement using thermoelectrics
With continued scaling in highly dense PCM arrays, thermal disturb pose a serious threat to
the device pitch, especially at lower technology nodes. Given that thermoelectric effects play
an essential role in device switching dynamics and are increasingly important to be considered
for future device design. Moreover, it can be explored to improve device performance. The
current ﬂowing through an interface between two dissimilar materials with different Seebeck
coefﬁcients results in heat being absorbed or evolved depending on the direction of the
current ﬂow. This is known as interface Peltier effect, and is prominent at the GST-TiN bottom
electrode interface in the typical mushroom-type devices.
As discussed in Section 3.3 for the polarity-based study on the mushroom cells, the thermo-
electric heating assists the Joule heating in the positive-bias scenario. This means that the
interface Peltier heat is evolved on the GST-TiN bottom electrode interface, whereas the heat is
absorbed on the GST-TiN top electrode interface. Although the interface Peltier effect renders
the device more efﬁcient, Peltier cooling (heat absorption) is happening at the top electrode
interface.
I propose a novel device design where the thermoelectric effects can be exploited to reduce the
neighboring temperature while simultaneously increasing the device efﬁciency. The interface
Peltier effect at the GST-TiN bottom electrode interface is predominant owing to the high
current density and the high temperature attained in the vicinity to this interface. In contrast,
because of the lower current density and lower temperature typically seen at the GST-TiN top
electrode interface, the interface Peltier effect at the top interface is minimal.
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Figure 3.21: State-of-the-art device topologies of PCM devices and the proposed device design
showing the typical hotspot location in the device. (a) Mushroom-device topology with
hotspot located closer to the GST-bottom electrode interface. (b) Conﬁned-cell topology with
the hotspot located midway between the top and the bottom electrode. (c) Proposed device
design, where the hotspot is still located close to the GST-bottom electrode interface, similarly
to the mushroom-device topology.
To make the device more efﬁcient while simultaneously reducing the neighboring temperature,
we should focus on two aspects: (a) The current should ﬂow through the GST-TiN top electrode
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Figure 3.22: (a) Comparison of the volumetric heat-generation component across the proposed
and the mushroom device expressed on logarithmic scale (W/m3). Evidently, there is better
thermal heat conﬁnement in the new device design. (b) Comparison of the current density
across the proposed and the mushroom device. Clearly in the new design, the majority of the
programming current ﬂows through the projected top electrode.
interface in lateral direction such that the cooling at this interface helps both increase the
efﬁciency and reduce the temperatures attained in the neighboring devices (thermal disturb).
(b) A higher current density should be attained at the GST-TiN top electrode interface such
that there is signiﬁcant interface Peltier contribution also from this interface.
Fig. 3.21 summarizes the proposed device design and compare, it with two other conventional
device topologies. The new design closely resembles the mushroom topology, except that the
top electrode is extended all along the length of the device into the phase-change material.
The extended top-electrode serves two purposes, namely, to provide a lateral direction of the
current ﬂow at the GST-TiN top electrode interface and to increase the current density at the
GST-TiN top electrode interface.
3.6.1.1 Characteristics of the proposed device
The proposed device was implemented as a 2D axial-symmetry geometry in COMSOL and the
thermoelectric model developed was used to assess its performance. The model is simulated
and the results compared with those of the conventional mushroom-type device. For the sake
of simplicity and to have equal volumes of GST in both cases, the projected top electrode
domain is set be SiO2 for the mushroom-type device and TiN for the proposed device-design.
Figure 3.22 illustrates the volumetric heat generation across the device. Fig. 3.23 compares
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Figure 3.23: Comparison of the resistance vs. programming power plot of the mushroom
type device with the proposed device. Evidently, there is a 16% reduction in the RESET
programming power. The decrease in the GST volume owing to the projected electrode is
responsible for the lower SET resistance.
the resistance vs. programming power curve of the mushroom device with the proposed
device. Evidently, there is a 16% reduction in the power required to RESET the respective
devices. The close proximity of the top and the bottom electrodes along with the better thermal
conﬁnement, owing to the extended top electrode, contributes to the signiﬁcant reduction in
the programming power.
3.6.1.2 Impact on thermal disturb
For the given direction of current ﬂow, heat is absorbed at the GST-TiN top electrode interface
(interface Peltier), it aids in bringing down the neighboring temperature, thereby providing a
kind of thermal conﬁnement to the active region. As a result of this, there is considerable reduc-
tion in the temperatures attained at the neighboring cells, thereby reducing the phenomenon
of thermal disturb (Fig. 3.24).
3.6.2 MLC capability using thermoelectrics
MLC storage is one of the promising feature of PCM which made it attractive among its
competitors. With a thorough understanding of the thermoelectric at the active region, it is
clear that thermoelectric effects play a critical role in determining the hotspot location within
the new device. The size and the location of the hotspot determine the attainable resistance
levels and hence directly inﬂuence the MLC operation.
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Figure 3.24: Comparison of the thermal proﬁle attained at the neighboring cells for the
mushroom device and the proposed device. From the latter, there is 6%-8% temperature
reduction at the GST boundary of the adjacent device.
Recently, Kim et al. proposed a novel device-design approach to address the resistance drift
phenomenon. They demonstrated a six-fold decrease in the drift coefﬁcient values of high-
resistance states by using a metallic surfactant (metal nitride) layer as an alternative read
current path to the amorphous region [Kim et al., 2013]. The idea is to decouple the amorphous
regions, which are prone to resistance drift, from the read current path.
The thermoelectric physics can be used to control the location of the hotspot within the
phase-change material. By having a additional metallic surfactant layer to have alternate
current path to determine the resistance during the readout operation. I propose a new device
design as illustrated in the Fig. 3.25.
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Figure 3.25: (a) Hotspot location without considering any thermoelectric effects. (b) Location
of the hotspot with thermoelectric effects for positive applied bias. (c) Applied negative
polarity with thermoelectric effects.
The idea is to have two different metallic projection layers with different resistivities (P1 and
P2) surrounding the phase-change material towards the top and the bottom electrodes in
the conventional conﬁned-cell geometries. The projection layers, P1 and P2, are chosen
such that their conductivities lie between those of the crystalline and the amorphous state
(ρcr y > ρP1 > ρP2 > ρamo).
For such a symmetrically conﬁned cell, based on the polarity of the applied programming
voltage, the location of hotspot will be either closer to the bottom electrode (positive bias)
or the top electrode (negative polarity). The read current can therefore be decoupled from
the amorphous phase-change material and made to ﬂow through either the P1 or P2 layer,
providing distinct resistances according to their conductivities. Depending on the resistivity
of the projection layer (P1 and P2), different intermediate resistance states can be attained for
the applied bias.
The proposed design is mainly focused on the conﬁned-type devices for two reasons. (a) In the
mushroom-type devices, although there is a difference in efﬁciency between programming
with the positive and the negative bias, there is no signiﬁcant (very minimal) movement of the
hotspot. (b) The conﬁned-type device is the new device topology, which is currently being
explored owing to its simplicity and its amenability to scaling.
In a phase-change memory, currently multiple levels are stored by applying pulses of varying
amplitudes ( or varying duration of trailing edges), so as to program the cell at various interme-
diate resistive states. Unlike the mushroom-type devices, in the state-of-the-art conﬁned-cell
design, the opposite bias polarities have minimal impact on device operation owing to the
symmetry of the device. However, in the novel device design, the thermoelectric effect can be
used to store information in the intermediate resistance levels just by programming with the
negative-bias voltages.
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Figure 3.26: Resistance vs. programming power for different applied bias voltage. Different
intermediate resistance levels are attained for the same applied programming power with
opposite polarity.
3.7 Summary
The proposed comprehensive thermoelectric model has been completely validated with actual
experimental device measurements. It was shown that the model can accurately capture the
exact device operation under wide range of ambient operating temperatures. The model was
simple to implement and could provide numerous insights for understanding the thermal and
the electrical transport mechanism in the active region of the device. Therefore, the model
was instrumental in studying the inﬂuence of various factors (material properties, boundary
conditions, etc. ) on device operation. The model can thus be used as a powerful tool to
ﬁne-tune the material properties, device geometry and design, in order to maximize device
performance and improve its efﬁciency.
Apart from the knowledge about the thermal distribution within the device, the compact
electro-thermal model is a simple but powerful tool for a quick and reasonably good estimate
of the temperatures attained within the highly dense PCM array, which otherwise would be a
time-consuming and complex task to perform in FEM-based simulations. The thermoelectric
model provided information on the thermal proﬁle within the device with such a precision
that it provided numerous insights into the device operation. In contrast, the electro-thermal
model provides fast and reasonably accurate estimates of the temperatures attained outside
the device in densememory arrays, where precision is not critical. Bothmodels in combination
can be used as a powerful tool to completely understand the thermal landscape attained within
a PCM array.
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At the end, I also presented two novel device designs derived from the understanding of
the thermoelectric effects. I believe that ideas like these, although basic and far from actual
implementation, will pave the way in the right direction for resolving future scalability issues
which one can already foresee in terms of PCM scalability.
Contributions:
• Calibrationandvalidationof the thermoelectricmodel implementedby comparison
of the simulation results with the experimental measurements.
• Based on the valuable insights obtained from the thermoelectric model, a thorough
investigation on the bias-polarity-dependent behavior of the mushroom-type de-
vices was performed.
• Conceived and developed the compact electro-thermal model for a quick estimate
of the thermal distribution in dense PCM arrays.
• Proposed novel device design ideas using the thermoelectric insights into device op-
eration to tackle the thermal disturb phenomenon and to increase thememory den-
sity throughMLC capability.
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From the aggressive, Flash-dominated non-volatile memory market, one can easily predict
that all possible directions for improving the effective density will be exploited. One promising,
but challenging direction is the MLC (Multi-level Cell) storage approach, where more than
1 bit of information is stored in each cell. High memory density leads to more functionality,
and is currently in huge demand because of the proliferation of big-data storage applications.
It has been argued that 2-bits/cell storage and read/write access times in the 100 ns to 1μs
range are required to establish PCM as a tier in the memory hierarchy, somewhere between
DRAM and Flash memory [Freitas and Wilcke, 2008]. Researchers have already demonstrated
the feasibility of MLC in PCM technology [Close et al., 2013; Papandreou et al., 2011].
In this chapter, the process of achieving MLC capability in PCM devices and its characteristics
are described. Although there is a wide contrast between the SET and RESET states, there are
various factors that limit the practical realization of MLC in PCM. Resistance drift and array
variability are the predominant factors affecting reliable MLC storage. Various MLC-enabling
technologies are currently being explored to improve the drift resilience. One such approach
is the extraction of non-resistance cell-state-based metrics. To reduce array-variability, in
general, iterative programming schemes are used to program the intermediate resistance
levels. Drift-immune readout metrics are described, followed by the CMOS implementation of
novel readout architectures for the extraction of such metrics.
This chapter is organized as follows: Section 4.1 explains MLC operation and characteristics
in PCM. Section 4.2 describes the various factors limiting reliable MLC operation. Section 4.3
presents several novel technologies that enable reliable MLC storage, including the novel drift-
resilient readout metrics. Section 4.4 explains the MLC programming and readout architecture
implemented in CMOS technology. Finally, in Section 4.5.2.4, the chip characterization results
of one of the readout extraction scheme is presented.
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4.1 Multilevel Cell storage
Recently, it has been demonstrated that the memory capacity/density of PCM can be increased
further by storing more than one bit of information per memory device [Bedeschi et al., 2009],
typically known as multi-level cell (MLC) storage. It is one of the prominent features of phase-
change memory that renders PCM even more attractive among the emerging non-volatile
memory technologies.
The MLC strategy is to make use of the intrinsic capability of the memory device to store analog
data to encode more than 1 bit of information per device. In the case of PCM technology, the
large resistivity contrast exhibited by these materials between the crystalline and the amor-
phous state (typically 3–4 orders of magnitude) and hence the high ON/OFF ratio achieved
favor the possibility of storing information in the intermediate resistance states. Figure 4.1
illustrates the typical current vs. voltage (I −V ) characteristics of these devices measured at
room temperature. Apart from the extreme RESET (high-resistance) and SET (low-resistance)
states, additional information can be stored in any of the intermediate resistance levels.
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Figure 4.1: Experimentally measured current vs. voltage (I −V ) characteristics of typical
PCM devices at room temperature. Not only the extreme SET and RESET states,but also the
intermediate resistance levels can be used to store information.
The intermediate resistance states can be attained by properly modulating the electrical pulses
used to program the PCM. Two such pulses are shown in Figure 4.2. By carefully controlling
these pulses, one can ﬁne-tune the target analog resistive level of the device, thus paving the
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way for MLC operation.
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Figure 4.2: Electrical pulses for programming the intermediate resistive levels of the device. (a)
Rectangular current pulses of different heights h and widths w, and (b) variable slope pulses,
with different durations d of the trailing edge of a trapezoidal pulse.
The success of MLC storage is highly inﬂuenced by the resistance distribution attainable over a
large ensemble of PCM devices. Figure 4.3 illustrates a conceptual probability density function
of four resistive levels (2 bits per cell MLC storage). Each of these levels is associated with a
resistance distribution. Ideally, these distributions should be delta functions to simplify the
data retrieval process. However, if these distributions overlap, there is a non-zero probability
of error when retrieving the stored data, resulting in unreliable data storage.
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Figure 4.3: Conceptual probability density function of four resistance levels required for 2
bits per cell MLC storage. The resistance distribution should be non-overlapping for reliable
readout of the stored resistive levels.
4.2 Factors limitingMLC operation in PCM
Despite the wide resistance range (between the SET and RESET states) favoring the MLC
operation in PCM, there are various factors that strictly limit the number of intermediate levels
that can be reliably stored in a single cell. The most critical factors are:
• Resistance drift
• Device variability across the PCM array
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• Intrinsic PCM noise
• The electrical circuit noise arising from the programming/readout circuitry
Achieving MLC storage in PCM is quite challenging as it typically comes at the expense of
reliability1. In particular, given that several physical and technological issues hinder MLC
functionality in PCM, the conventional SLC write/read methods are not efﬁcient enough to
reliably store and retrieve the data. The predominant reliability concerns are the phenomenon
of resistance drift and device variability [Pozidis et al., 2012]. In the remainder of this Section,
I brieﬂy elaborate on some of the above-mentioned reliability challenges.
4.2.1 Resistance Drift
Resistance drift is a physical phenomenon arising from the atomic re-arrangement within
the amorphous phase of phase-change materials [Ielmini et al., 2007; Boniardi et al., 2010]. It
manifests itself as random ﬂuctuations around a monotonic increase in the resistivity of the
material as a function of the time elapsed after programming. Drift causes a broadening of
the resistance distributions of programmed levels over time, and thus limits the number of
resistance levels that can be stored and reliably read back.
It has been experimentally veriﬁed that the high-resistive levels tend to exhibit a steady
increase in resistance over time, and the evolution of resistance drift can be modeled using
the power-law model [Pirovano et al., 2004]. It is given by
R(t )=R(t0)
(
t
t0
)ν
, (4.1)
where R(t) denotes the device resistance at time t , t0 is some arbitrary time after program-
ming, t0<t , and ν is the drift exponent that is a characteristic of that particular resistive level
[Papandreou et al., 2011; Ielmini et al., 2009]. Using (4.1), it is possible to capture the evolution
of an ensemble of programmed cells over time and extract the average drift exponent (ν) for
each resistance level.
The evolution of the programmed resistance levels due to drift has been investigated by
monitoring the programmed array at different time instances. Figure 4.4 shows the evolution of
programmed resistance states over time and the average drift exponent (ν) for each resistance
level. One observation from the ﬁgure is that drift affects all stored levels, starting at very short
time scales, i.e., microseconds after programming. High-resistive levels exhibit higher values
of ν, conﬁrming the fact that resistance drift is a characteristic of the amorphous phase. High-
resistance states arise from a larger proportion of amorphous volume within the PCM device
and are thus more prone to drift than lower-resistance states. Apart from resistance drift, other
factors, like array variability and circuit noise, also inﬂuence the resistance distribution.
1The same is true for MLC storage in Flash memory; however, a very large ecosystem and years of development
have established MLC Flash as a viable technology today.
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Figure 4.4: (a) Evolution of four programmed resistance levels over time at room temperature
(300 K). The dashed lines depict the power-law model ﬁt from (4.1) and the square markers
correspond to experimental measurements from an actual device. (b) Drift exponent values of
each of these levels. High-resistance states have a higher drift coefﬁcient.
Therefore in the case of MLC operation, drift reduces the separation between adjacent signal
levels as the stochastic ﬂuctuations of the resistance cause a broadening of the level distribu-
tions over time, thereby compromising reliable data readout. It is detrimental in MLC storage
because random ﬂuctuations of the programmed resistance of closely-spaced levels may lead
to overlap between them, which leads to decoding errors in data retrieval and eventual data
loss.
4.2.1.1 Temperature dependence
Apart from the temporal dependence of resistance drift, temperature ﬂuctuations also greatly
inﬂuence the drift behavior. Researchers have recently explored and modeled the time-
temperature dependence of the resistance drift using a structure relaxation model [Wimmer
et al., 2014; Sebastian et al., 2015]. The temperature-dependent conductivity of phase-change
materials tend to increase with increasing temperature. Higher temperatures are shown to
accelerate the drift phenomenon owing to the increase in the activation energy. Therefore, with
closely packed intermediate-resistive levels, temperature ﬂuctuations further compromises
reliable MLC storage. Figure 4.5 illustrates the temperature dependence of drift for a wide
temperature range.
4.2.2 Variability
Another limiting factor for MLC operation is the variability (or non-uniformity) associated
with an ensemble array of PCM devices. Typically, diodes or transistors are used as access
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Figure 4.5: (a) The temperature variations across the PCM device ranging from 40◦C to 120◦C.
(b) The corresponding evolution in the resistance, both measured and simulated data from
the structural relaxation model proposed by [Sebastian et al., 2015].
devices, and the combination of the PCM storage element and the access device constitutes
the memory device. Figure 4.6 depicts a typical array of PCM storage element with transistors
as access devices. Each memory device can be addressed by the combination of bit-line
(BL) and word-line (WL). Variations in the process and material parameters during device
fabrication lead to variations in the critical dimension (CD) of the devices across the array.
As a consequence, the same electrical stimulus might give rise to different thermal proﬁles
within the active storage element.
Therefore, the same programming pulse applied across an ensemble of devices will result in
different resistances. This leads to broadening of the programmed resistance levels. This is
illustrated in Fig. 4.7, which shows the static, “single-shot” programming (resistance-current
or R-I ) curves for a sample of 30 cells. To program all cells at an intermediate-resistance
level (e.g. 106 Ω), current pulses in the range between I1 and I2 are required.
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Figure 4.6: Schematic of the PCM cell array containing the storage element and the access
device. Each storage element can be accessed through the corresponding word-line and
bit-line. The access device is a thin oxide NFET with W/L = 240 nm/120 nm.
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Figure 4.7: Superposition of static programming curves at room temperature for a sample of
30 cells. Given the variability, a range of currents (I1 to I2) is required to program all cells to an
intermediate resistance of 1 MΩ.
Variability can either be inter-cell variability, arising during the fabrication process, or intra-
cell variability due to repeated programming cycles. With repeated programming of a given
cell, the temperature distribution attained within the device during one programming cycle
may differ from that of the previous cycle. This leads to variations in the resistance levels
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attained, known as intra-cell variability. However, compared with inter-cell variability effects,
these variations are typically small and do not cause serious harm to MLC storage.
4.2.3 Intrinsic PCMnoise
In addition to drift, there are also short-time ﬂuctuations of the current ﬂowing through the
programmed PCM devices biased at a constant voltage. The current ﬂuctuations exhibit
abrupt changes, reminiscent of random telegraph noise and low-frequency noise. Although
the origin of this excess noise is still unclear, its behavior can be modeled by assuming that
each charge-carrier trap oscillates between two metastable states [Fugazza et al., 2010]. Close
et al. measured the noise current as a function of the average read current from approximately
200 k readout samples. They then compared it with the noise obtained when reading out
integrated poly-silicon calibration resistors under the same conditions. It was veriﬁed that the
intrinsic PCM noise dominates the noise of the readout circuitry and limits the bit-error rate
(BER) [Close et al., 2013].
4.3 EnablingMultiple-Level Cells in PCM
It can be inferred that resistance drift and array variability directly limit the storage capacity
of PCM. A number of novel techniques have been explored for coping with the problems of
resistance drift and variability. Researchers have reported various MLC enabling technologies
that offer better resilience and immunity to drift and variability. Some of these techniques
include changing the write target resistances to take into account the expected broadening
of the resistance distributions due to drift [Kang et al., 2008]. Other schemes include com-
pensation techniques during readout, where by pulses are used upon readout to return the
device to its initial as-written resistance [Kostylev et al., 2005]. Although such techniques are
shown to have better drift performance, they do not really tackle the inherent problem of
drift. Some of the more active research areas focus on developing a kind of non-resistance
cell-state-based metric, which has been shown to have better immunity to drift [Sebastian
et al., 2011; Papandreou et al., 2011]. These topics are the focus of current research activities
in the MLC PCM research community.
In this Section, I introduce three different technological approaches that have been developed
to successfully implement and demonstrate reliable MLC storage and data retention on PCM
cell arrays.
4.3.1 Materials and fabrication process
The type of the phase-change material and its deposition process, the device design and ge-
ometry, and the process of device fabrication are the critical parameters that deﬁne the device
characteristics and performance. Some of the recent approaches are based on engineering
96
4.3. EnablingMultiple-Level Cells in PCM
the properties of the phase-change material for MLC realization. Figure 4.7 depicts the typical
transition between the SET and the RESET states in terms of the applied programming current.
In the case of MLC operation, it is desirable to have a gradual change in the resistance, rather
than a steep one, between the SET and the RESET as it makes it easier for the programming
circuitry to program into the target intermediate resistance levels.
Researchers have shown that doping the GST material with nitrogen impacts the resistance vs.
temperature (R−T ) curve, resulting in a more gradual transition between the crystalline and
amorphous states with respect to temperature. This increases the probability of attaining the
intermediate resistance levels as target resistance level and thus enables MLC storage [Nirschl
et al., 2007; Liu et al., 2004].
Another approach to enable MLC operation is through the device design, by using a stack
of different phase-change materials (with different physical properties) rather than a single
material as the storage element. Rao et al. demonstrated that by using a bi-layer stack of
chalcogenide material (namely, GST and Sb2Te3), it is possible to even have a fairly stable
intermediate state rather than a gradual transition (attainable through doping) between SET
and RESET [Rao et al., 2007]. Zhang proposed that by having tri-layer stack of phase-change
material (Si16.4Sb32.5Te51.1) separated by TiN thin ﬁlms acting as local heaters, different current
ﬂows through each heater result in different temperature regimes, favoring the R− I curves to
result in stable intermediate-resistance levels [Zhang et al., 2007]. In the above-mentioned
demonstrations, the device structures relied on different thermal proﬁle attainable within the
device, owing to the differences in the properties of the stacked chalcogenide layers. This in
turn paves the way for stable intermediate-resistance states.
Apart from methodologies that directly focus on enabling MLC operation, more recently, Kim
et al. proposed a novel device-design approach to tackle the phenomenon of resistance drift.
They demonstrated a six-fold decrease in the drift coefﬁcient values of high-resistance states
by using a metallic surfactant (metal nitride) layer as an alternative read current path to the
amorphous region [Kim et al., 2013].
4.3.2 Iterative programming scheme forMLC
Although there are many process and fabrication-based demonstrations for the precise engi-
neering of the device-design and the material properties to improve the capability of phase-
change materials for MLC storage, even conventional PCM devices, like the mushroom-type
device topology, can be used to program the intermediate-resistance levels using iterative pro-
gramming algorithms. These procedures typically consist of applying repeated programming
pulses of varying amplitude and verifying that a speciﬁc precision criterion is met, similar to
those used in current Flash memories [Bez et al., 2003].
For MLC operation, the size of the amorphous region can be increased progressively by
application of electrical pulses with increasing amplitude to attain any desired resistance level
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between the SET and RESET states. The programming R− I curve of the device deﬁnes the
current required to program the device at the target resistance level. However, device variability
results in wide range of resistance levels, resulting in a broader resistance distribution than
when single-box type pulses are used for programming (described in the Section 4.2.2). A
common approach to conﬁne the resistance distribution of the programmed levels is to use
iterative programming algorithms [Nirschl et al., 2007].
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Figure 4.8: (a) Simpliﬁed block diagram of the iterative programming algorithm; Vg is the gate
voltage of the access device. (b) The propagation of the iterative algorithm over the typical
R−V programming curve. RTARGET is the target resistance and the iterative loop ends once the
resistance is within the error margin or the maximum number of iterations has been attained.
LPS and RPS represent the left and the right programming slope.
Bedeschi et al. proposed an iterative programming scheme where the programming begins
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with a RESET pulse followed by a series of SET pulses with increasing trailing edges followed
by verify pulses [Bedeschi et al., 2009]. The algorithm ends once the target resistance level has
been achieved. However, by application of repeated partial-SET pulses, we can only decrease
the resistance, and the cell should be melt-quenched (RESET) again to increase the resistance.
Given that the RESET pulse is the power-hungry process, this approach is economical in
terms of power consumption. This kind of programming approach is typically known as
programming on the left-slope of the R− I curve (LPS).
Alternatively, programming can also begin with SET pulse followed by partial-RESET pulses of
varying amplitude until the required resistance level has been attained [Karpov and Kostylev,
2006]. This type of iterative programming scheme is known as the programming on the
right-slope of the R− I curve (RPS). Although the power requirements of such an approach
is high owing to the power-hungry RESET pulses during each iteration, the schemes has the
advantage of bi-directional ﬂexibility (either the increase or decrease) in the resistance by
proper tuning of the amplitude.
Recently, Papandreou et al. experimentally demonstrated a novel iterative programming
scheme that combines the advantages of both left-slope and right-slope programming (Fig. 4.8).
Programming starts with the partial-SET pulses and terminates once the target resistance level
has been reached. However, if the resistance falls below the target resistance, partial-RESET
pulses are used to reach the required target level. The switching between the left and the
right slope is facilitated by the U-shaped programming curve and realized by application of
suitable electrical pulses. The method combines the low energy dissipation of the partial-SET
regime (voltage/current pulses of low amplitude) with the bi-directional ﬂexibility of the
partial-RESET regime, where resistance can be either increased or decreased with renewed
melting [Papandreou et al., 2011].
Given the number of iterations it takes to program a particular resistance level, each iteration of
these programming schemes should be efﬁcient so as to maintain the required programming
bandwidth. Given the repetitive program and erase cycle in a single programming operation,
the devices should have very high endurance such that the iterative nature of the programming
scheme has no adverse impact on device operation. Finally, irrespective of the repeated
programming attempts, care must be taken that the overall energy requirements are still low
as necessitated by certain low-power applications.
4.3.3 Readoutmetrics for MLC PCM
With the advent of various memory technologies, several readout techniques are currently
being used to extract the stored data from semiconductor memory devices. The basic idea of
any readout scheme is to precisely measure/sense some particular characteristic of the cell,
which depends on the cell’s current state (SET or RESET) and present it to the outside world in
a recognized format (usually in digital form). These techniques should be accurate and fast
enough as they directly impact the read bandwidth of the memory device. The measurements
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should be made such that the content of the device should not be perturbed. Typically, the
readout circuitry consists of control logic, address decoders and sense ampliﬁers.
Conventional memories consist of an array of memory devices (memory storage elements and
an access circuitry) as shown in Fig. 4.6. Each memory device can be accessed by the word-line
(WL), and the data transfer (for both read and write operations) takes place thorough the
bit-line (BL). Usually, diodes or transistors are used as access devices to ensure that the read
and write currents on bit-line are interacting with one and only one memory device at any
given time. Apart from these access devices, the access circuitry consists of address decoders
to access a particular memory cell and sense ampliﬁers to extract the stored content.
In the case of resistive memory technologies like PCM, the access circuitries should be able to
accurately measure the current resistance state of the cell. Prior-art methods of determining
the resistance of the memory cell and thus the data stored involve comparing a voltage or
current response of the device to a reference. However given the drift and variability in MLC
operation, it becomes increasingly difﬁcult to accurately sense the resistive state by comparing
the device response to a reference (voltage or current), resulting in possible bit-errors during
data retrieval.
Also, care should be taken that the applied power while reading is much lower than the
threshold switching power (Section 2.3.1.2). If the electrical input (current or voltage) applied
to the device exceeds the threshold switching voltage or current, the resistance of the device
changes drastically and hence the cell content will be disturbed. Note that the threshold
switching voltage is characteristic of the resistance levels. i.e., higher/lower resistive levels
tend to have higher/lower threshold switching voltages. It is clear that the threshold switching
voltage is the fundamental parameter for device operation because it deﬁnes the cell readout
margins.
4.3.3.1 Resistance (R)-Metric
The conventional approach to measure the resistance of a PCM device is by sensing the current
ﬂowing through it when a low-bias voltage (VR ) is applied across the device, also known as
the “low-ﬁeld electrical resistance”, or simply, the resistance metric (R-metric). Given that the
resistance of the device is unknown during read, the applied voltage, VR , should be such that
it is lower than the minimum threshold switching voltage of all resistance states.
Although the resistance metric is simple and fast to extract, it suffers from some serious limita-
tions [Sebastian et al., 2011]: (a) It is highly sensitive to temporal resistance drift (described
in the Section 4.2.1), especially the high-resistive amorphous states. (b) Because of device-
geometry effects (especially in the case of mushroom type devices), it tends to saturate above
a certain value of resistance (uA , amorphous thickness), masking the fact that the amorphous
volume increases with increasing input power, thereby reducing the available signal range.
(c) It suffers from low signal-to-noise ratio (SNR) at high-resistance levels, as the cell current is
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measured at a small voltage bias, because the VR is limited by the threshold switching voltage
[Close et al., 2010].
These limitations of the conventional R-metric have motivated the development of novel
non-resistance cell-state-based metrics that are more amenable to MLC operation in PCM.
These metrics are described in the following sections.
4.3.3.2 Drift-Tolerant M-Metric
To understand the inherent problems with the R-metric, Sebastian et al. analytically computed
the I −V characteristics of mushroom type devices, starting from the modiﬁed Poole–Frenkel
transport model as proposed in [Ielmini and Zhang, 2007]. It was found that the computed
I −V characteristic can be well approximated by the I −V behavior corresponding to a PCM
device with cylindrical geometry described in [Sebastian et al., 2011]. Figure 4.9 depicts the
cylindrical approximation of the amorphous dome.
Figure 4.9: (a) Cross-sectional TEM image of a PCM mushroom cell. (b) Schematic of a PCM
mushroom device topology. (c) Semi-hemispherical approximation of the amorphous-GST
geometry. (d) Cylindrical approximation of the a-GST geometry.
According to the Ielmini model, the current ﬂowing through the GST can be approximated by
I = 2qANT Δz
τ0
e
−(Ec−E f )
kT sinh
[
qΔzE
kT
]
(4.2)
where q is the electronic charge (C), A is the cross-sectional area (m2), E is the uniform electric
ﬁeld (V/m), τ0 is the characteristic attempt-to-escape time for a trapped electron, Δz is the
mean inter-trap distance (nm), NT is the trap density, k is the Boltzmann constant, T is the
temperature (K), E f is the Fermi level (eV), and Ec is the mobility edge for the conduction band
(eV). To simplify the computation for the particular case of mushroom type devices, Sebastian
et al. assumed a hemispherical bottom electrode and that the top electrode is inﬁnitely wide
compared with the bottom electrode. The current ﬂowing through the cylindrical geometry
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can be then approximated by
I = 2q
πr 2Eeff
τ0
NTΔze
−(Ec−E f )
kT sinh
[
qΔzV
2kTuAE f f
]
, (4.3)
where rEeff is the effective bottomelectrode radius and uAeff is an effective amorphous thickness.
From (4.3), the low-ﬁeld electrical resistance (for small applied voltage) is given by
R = kTτ0uAeffe
(Ec−E f )
kT
q2πr 2EeffNTΔz
2
; (4.4)
It was show that, according to (4.4), for an increase in uAeff , there is also a corresponding
increase in rEeff , thereby explaining the reason for the saturation of R-metric at high values of
the amorphous thickness. This provides valuable insights as it explains the saturation of the
low-ﬁeld resistance at high programming voltages/currents routinely observed in experiments
with mushroom-type devices.
In contrast, the effective amorphous thickness is mostly unchanged with respect to the actual
amorphous thickness. It is therefore clear that for the mushroom-type devices, R-metric
masks the fact that amorphous volume increases with increasing applied input power. In
addition, note also that the resistance is measured as the resulting current when the device is
biased at the low read voltage. This results in an additional 1/x compression, which degrades
the signal-to-noise ratio (SNR) at high resistance levels [Sebastian et al., 2011].
The other critical inference from (4.4) is that the R-metric is a strong function of the activation
energy (Ea = Ec−E f ). The temporal drift phenomenon commonly observed in these materials
is attributed to ﬂuctuations in the activation energy with time, which, according to (4.4), will
affect the R-metric exponentially.
Given the limitations of R-metric, there is a need for an alternate non-resistance-based metric
that has a strong dependence on the amorphous thickness, yet is less dependent on the
device geometry and the activation energy. From the nature of the hyperbolic sine in (4.3),
it is evident that the current ﬂowing through the device becomes a strong function of the
amorphous thickness in the high-ﬁeld regime. Exploration of the high-ﬁeld regime for every
programmed state is an excellent approach for constructing a cell-state metric that is strongly
dependent on uAeff and weakly dependent on Ea and rEeff . The proposed metric is referred to
as the M-metric.
In the so-called M-metric, the cell state is measured by current biasing and voltage sensing.
One approach to extract the M-metric is to increase the read voltage substantially, rather than
performing a low-bias read, until a certain pre-deﬁned current (IR ) ﬂows through the device.
Care must be taken so that the reference current chosen is much lower than the threshold
switching current. The potential across the device when the pre-deﬁned reference current
ﬂows through the device will be the M-metric value corresponding to the resistance level.
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Using (4.3) and considering the scenario in which the read voltage is varied until the device
current reaches the IR current level, the M-metric, can be expressed by
M(IR )=
2kTuAeff
qΔz
sinh−1
[
IRτ0e
(Ec−E f )
kT
2qπr 2EeffNTΔz
]
; (4.5)
From (4.5), it is evident that the dependence of the M-metric on the activation energy is much
weaker, and therefore it should be more robust to drift. The dependence of the M-metric
on activation energy can be reduced further by using a differential variant of the M-metric,
known as Mdiff metric. Instead of a ﬁxed target current (IR ), one could detect the difference in
voltage required by the device to increase the current from a non-zero current level, IR0, to the
target current level, IR (IR0 < IR ). This differential variant is likely to be even more tolerant to
drift, as can be seen from an approximation of (4.5) given by
M(IR )≈
2kTuAeff
qΔz
log
[
IRτ0e
(Ec−E f )
kT
qπr 2EeffNTΔz
]
(4.6)
M(IR )≈
2kTuAeff
qΔz
(
log(IR )+ log
[
τ0e
(Ec−E f )
kT
qπr 2EeffNTΔz
])
; (4.7)
The Mdiff metric can be given by
Mdi f f =M(IR )−M(IR0)=
2kTuAeff
qΔz
log
(
IR
IR0
)
; (4.8)
Theoretically, the Mdiff metric is independent of the activation energy while preserving the
linear relationship with the effective amorphous thickness. However, note that IR and IR0
have to be sufﬁciently high for the approximation in (4.6) to be valid.
4.3.3.3 Enhanced (e)M-Metric
The R-metric suffers from temporal drift and gets saturated for high-resistive levels, whereas
the M-metric, despite its wider dynamic range and drift resilience, offers lower contrast in
low-resistive states because of its low and constant detection current. In addition, in the
practical circuit-level M-metric implementation, the low readout current requires a longer
time to achieve full settling of the voltage across the bit-line (owing to the huge parasitic
capacitance at the bit-line), imposing a high latency penalty (usually on the order of few
hundreds of ns).
Therefore, an enhanced version of the M-metric (called eM-metric) is proposed that inherits
the advantages of the M-metric and in addition offers improved contrast and higher SNR
in low-resistive states, in exchange for a slight decrease in dynamic range. The eM-metric
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detection curve measures both low- and high-resistive states at high ﬁeld, thus effectively com-
bining the beneﬁts of the R- and M-metrics. Figure 4.10 shows the experimentally measured
I −V characteristics at room temperature of a typical PCM device programmed at various
intermediate resistive states and the detection schemes used to extract the various readout
metrics.
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Figure 4.10: Experimentally measured I−V characteristics of the PCM device at room tempera-
ture (300 K). The dashed line represents the detection curves used for various readout schemes.
Vbias is the applied low-bias readout voltage for the R-metric readout. Ibias corresponds to the
constant and the variable detection current used for the M- and eM-metric respectively.
Practical circuit realizations of the M- and eM-metric readout architectures are detailed in
Section 4.4. Figure 4.4 and Fig. 4.11 shows the sensitivity of the R- and eM-metrics, respectively,
with respect to drift, showing the metric evolution over time for four different resistance states.
Evidently, the eM-metric exhibits superior immunity to drift compared with the R-metric. In
particular, the typical drift exponent of the eM-metric (νeM) is an order of magnitude smaller
than the typical drift exponent of the R-metric (νR).
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Figure 4.11: Drift evolution of the eM-metric over time of four programmed resistance levels
experimentally measured at room temperature (300 K). Dashed lines depict the power-law
model ﬁt of (4.1), and the square markers represent the experimental measurements.
4.3.4 Drift-Tolerant Detection and Coding
4.3.4.1 Drift-Tolerant Detection
Traditionally, readout architectures use simple detection circuits or schemes to minimize the
area overhead used for peripheral circuitry and thus maximize the storage efﬁciency. Even
in MLC operation, which is more prone to errors than the SLC counterpart, simple detectors
such as threshold comparators are typically used, and the thresholds are usually kept ﬁxed
throughout the device lifetime.
However, in the case of MLC operation, drift causes the distribution of programmed levels to
gradually shift from its initial position after programming. At the same time, other factors, such
as temperature ﬂuctuations and endurance cycling, affect the level distribution. Therefore the
use of ﬁxed thresholds can lead to errors in data retrieval. In such cases, either the thresholds
need to be adaptive, at the cost of increased complexity, or the data must be refreshed, at the
cost of higher latency [Pozidis et al., 2013].
Therefore, to detect the stored levels reliably, appropriate level thresholds have to be placed
between the distribution of adjacent levels and those thresholds have to be adjusted over time
to accommodate the shift of levels due to drift or other factors. Figure 4.12 illustrates the ﬁxed
and variable threshold detection schemes for MLC readout. In practice, adjustment of the
detection thresholds may be achieved by using “reference” cells, i.e., cells with known stored
data, to estimate the changing resistance levels over time [Papandreou et al., 2011].
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Figure 4.12: Illustration of the concept of using (a) ﬁxed thresholds and (b) variable thresholds
to detect the MLC levels. Solid lines with squares indicate trajectories of the means of four
level distributions over time due to drift, whereas shaded areas correspond to ±3σ variations.
Dashed red lines indicate detection thresholds.
However, the use of reference cells entails a loss of storage capacity as these cells cannot be
used to store user data. To make things worse, the detection performance of the reference-cell
method quickly deteriorates when the stored level distributions exhibit high variance. Thus,
new approaches are needed to effectively tackle the problem of data detection in MLC PCM.
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4.3.4.2 Drift-Tolerant coding
Based on the observation that the direction and rate of the drift of a group of PCM cells are
highly correlated, it has been shown that coding techniques relying on the relative resistance
of PCM devices in a block are an effective approach to mitigate drift and other ﬂuctuations in
the read metric (e.g., temperature ﬂuctuations) [Papandreou et al., 2011]. Coding of the levels
stored in MLC PCM is a very efﬁcient approach for increasing drift resilience. The general
class of permutation modulation codes was used for this purpose [Pozidis et al., 2015]. As
an example, assuming storage of 4 levels in PCM, the permutation modulation (PM) code of
length N = 20 with level multiplicities m0 = 5, m1 = 5, m2 = 5, m3 = 5 is determined by the
initial vector
v = [0 0 0 0 0 1 1 1 1 1 2 2 2 2 2 3 3 3 3 3]. (4.9)
The code then consists of all length-20 vectors (codewords) that are obtained by permutation
of the components of the initial vector v [Slepian, 1965]. This code has a rate of about 1.67
bits/symbol; enumerative encoding can be used to encode user bits into codewords [Cover,
1973]. Of course, PM codes of various lengths N = 20 are possible. Longer lengths enable
higher rates. However, their construction is increasingly more complex.
One big advantage of PM codes is the simplicity of their detection, as detection can be achieved
by ordering the components of the readout segment of length N and then applying the inverse
ordering (permutation) to the corresponding initial vector [Slepian, 1965]. Thus, no level
estimation is required, in contrast to the reference-cell method. Clearly, PM codes encode
information in the relative order of levels within a codeword, and thus are inherently invariant
to drift, which shifts the absolute level values, but typically does not change their relative
order.
4.4 Circuit architectures for MLC Programming
The programming or WRITE architectures implementing the iterative programming algo-
rithms described in Section 4.3.2 have been designed and implemented in 64 nm CMOS
technology. The typical iterative algorithm circuit consists of current or voltage digital-to-
analog converters (v-DAC or i-DAC) for providing the programming current or voltage pulses.
They also include a simple read circuitry for the verify part of the iterative loop.
4.4.1 Signed-error iterative programming architecture
Given the wide resistance distributions arising from cell variability, single-pulse programming
methods are not suited for MLC storage. The most common solution is to employ iterative
programming schemes, where a sequence of program and verify pulses is used in a closed-loop
fashion to program the cell into a particular resistance level [Papandreou et al., 2011].
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The performance of the iterative algorithm can be improved by programming in the current
mode rather than the voltage mode. Figure 4.13 illustrates the proposed iterative programming
scheme, in which a current digital-to-analog converter (i-DAC) is used to program the device
in the desired intermediate resistance state. To begin the iterative loop, the current readout
resistance state of the device is readout and the measured voltage across the device (Vr) is
compared with the target voltage level (Vtrg). Based on the error voltage (Verr =Vtrg−Vr), the
programming current is either increased or decreased until the error falls within the desired
error margin or the maximum number of iterations has been reached. The programming is
done on the right slope of the programming curve (RPS), and hence the resistance can be both
increased or decreased by application of suitable current pulses with increasing or decreasing
amplitude, respectively.
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Verr(k)
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Figure 4.13: Iterative programming algorithm used in the current-mode to program the
intermediate resistance states. Iprog is the programming current applied to the cell during each
iteration. Vr is the readout voltage, Vtrg is the voltage corresponding to the target intermediate
resistance, and Verr is the error in voltage. k is the iteration number.
Figure 4.14 depicts the circuit-level schematic of the iterative algorithm. The iterative loop
consists of both the program and the verity part. A low-voltage read bias is applied to the cell,
and the current ﬂowing through the device is sensed and compared with the target current.
The difference current (Δi ) is then converted into an equivalent voltage using an integrator.
Next, the error voltage is compared with the two voltages, VP and VN . Based on the two-bit
comparator output, the digital controller modiﬁes the 6-bit digital code for the i-DAC input.
The error voltage can also be accessed externally using the test buffer for debug purposes.
A current-steering DAC is used to force a current into the BL for current-mode programming.
The programming current, applied to the PCM cell in the subsequent iteration using the i-DAC,
is adapted according to the sign or the value of the error between the target level and the read
value of the cell state. The programming sequence ends when the error between the target
level and the programmed state is smaller than a desired error margin or when the maximum
number of iterations has been reached.
If the maximum number of iterations is reached without convergence in the ﬁnal iteration, a
fail bit is set and propagated to a digital controller, which stops the iterative programming and
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Figure 4.14: (a) Schematic block diagram of the signed-error iterative programming algorithm.
(b) Circuit-level schematic for the implementation of the programming scheme. i-DAC forms
the core of the programming part. The blue boxes represents the digital domain.
generates a fail signal indicating a failed programming attempt. Similar to the voltage error, the
output of the i-DAC can also be accessed externally for debug and monitoring purposes. The
key programmable parameters, such as the maximum number of iterations, the error margin
and the resolution of the programming current, can all be set from the digital controller.
Although the fabricated prototype chip was not available for characterization at the time
of this thesis write-up, the proposed iterative algorithm was emulated on the FPGA-based
characterization platform, and the results are presented in the next chapter.
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4.5 Circuit architecture for MLC Readout
The circuit architecture for the extraction of any readout metric should have a minimum
total readout latency, as the latency directly impacts the read bandwidth of PCM. This can be
achieved by the use of fast analog-to-digital converters (ADCs) for the conversion of voltage
or current into digital form. In addition, the voltage across the BL during the entire readout
process should always be within the allowable low-bias readout limits, as otherwise the cell
content could be disturbed owing to the threshold switching.
4.5.1 R-metric Extraction
From the circuit perspective, extraction of the resistance metric is simple and straight forward
and can easily be implemented by direct voltage-biasing the cell and sensing the current
ﬂowing through it. A typical circuit implementation for R-metric extraction is illustrated in
Fig. 4.15. A voltage regulator can be used to apply the low-voltage bias, and the sensed current
can be digitized using a fast ADC. The ADC is the critical component of the readout scheme,
and its performance directly inﬂuences the read bandwidth. The readout latency is typically
on the order of 100∼200 ns.
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Figure 4.15: Typical MLC readout circuit implementation for extraction of the R-metric. Volt-
age regulator and the ADC are the critical components that deﬁne the readout latency of this
architecture.
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4.5.1.1 ADC readout architecture
In a typical MLC readout scheme for R-metric extraction, fast ADC is used to digitize the
current ﬂowing through the device for an applied low-voltage read bias. A voltage regulator
is used to bias the cell and can provide voltages ranging from 150 mV – 500 mV. The sensed
current, which is a characteristic of the current resistive level of the cell, is then mirrored and
subtracted from a mid-scale reference current (Iref). The difference current (Δi ) is converted
into a voltage through an integrator before getting digitized by the ADC. The core of the ADC is
based on the 1.5b/stage cyclic/algorithmic architecture implemented as a switched-capacitor
circuit.
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Figure 4.16: Schematic of the cyclic ADC and the timing diagram representing the ADC
operation following the two non-overlapping clocks,Φ1 andΦ2.
Figure 4.16 depicts the schematic of the cyclic ADC and explains its operation. After the
integration, the ADC repeats a two-step cycle clocked by the two non-overlapping clocksΦ1
andΦ2 at 100 MHz derived from the 200 MHz master clock. During each iteration, the residue
voltage at the output of the integrator is ﬁrst quantized in three bins (centered at -VFS/2, 0, and
-VFS/2) by two comparators in phaseΦ1. This generates a single signed bit sb[n] ∈ {−1,0,+1}.
While the comparison is taking place, the residue voltage across capacitor C2 is duplicated and
stored across the matched capacitorC1. In the second phase,Φ2, the quantized approximation
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of the residue sb[n]× VFS/2 is subtracted, and the resulting quantization error voltage, scaled
by 2, is enforced across capacitor C2 by charge transfer:
Vres[n+1]= 2(Vres[n]− sb[n] ·VFS/2) (4.10)
sb[n]=
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
+1, if Vres[n]>+VFS/4
−1, if Vres[n]<−VFS/4
0, otherwise
The cycle is then repeated to generate the next signed bits until all bits have been collected.
The cyclic ADC keeps outputting bits as long as it is enabled, possibly even beyond the target
converter resolution of six bits. By adjusting the reference current and the integration time,
many quantization ranges can be obtained. Apart from its low power consumption and area,
the cyclic serial operation also allows the conversion to be terminated as soon as the converted
value can be unambiguously matched to one of the programmable resistance bins. The total
readout latency of a typical readout will be around 200 ns.
4.5.2 M-metric Extraction
4.5.2.1 Direct current-biasing for M-metric extraction
The brute-force approach to extract the M-metric by forcing the current (Ibias) through the
device and sensing the voltage across it suffers from a severe latency penalty as illustrated in
Fig. 4.17. The readout current bias (Ibias) should be low such that the device content is not
disturbed, typically, much lower than the threshold switching current. However, a low Ibias
requires a longer time to achieve full settling of the voltage across the bit-line (BL) because
of the large parasitic capacitance associated with the BL (CBL, typically around 1-1.5 pF).
Hence, methods using direct current-biasing for M-metric extraction are inherently slow (time
constant >1μs), heavily depend on the sensing resistance and CBL and as such, are not suitable
for non-volatile memory applications that generally require access times below 500 ns.
4.5.2.2 Proposed architecture for M-metric extraction
The main idea behind the proposed readout architecture is to acquire the metric value using
a binary search algorithm in the voltage domain for a certain ﬁxed number of iterations
[Athmanathan et al., 2014]. The readout latency of M-metric extraction can be signiﬁcantly
improved by using this approach. The voltage across the BL (VBL) is varied at each iteration
until the current ﬂowing through the cell (Icell) matches the pre-deﬁned reference current
(Iref). In the ﬁrst iteration, an initial small voltage (Vinit) is applied across the cell through the
fast voltage regulator. In each subsequent iteration, Vbias is set by the v-DAC based on the
outcome of the comparison of Icell and Iref from the preceding iteration. If the sensed cell
current is larger (smaller) than the reference current, the bias voltage is decreased (increased).
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Figure 4.17: (a) Direct current-biasing a PCM device with a low read current (Ibias) of 1μA
for M-metric readout for a device resistance of 1 MΩ. (b) Captured voltage waveform at the
bit-line of the PCM array. Clearly, direct biasing schemes suffer from the inherent speed
penalty owing to the huge bit-line parasitic capacitance (CBL).
The voltage applied in the N th iteration (VN ) is given as
VN =VN−1±ΔVinit/2N−1, (4.11)
where N is the iteration number, VN−1 the voltage applied in the preceding iteration and
ΔVinit the initial increment step voltage. Figure 4.18 represents the ﬂow-chart of the algorithm
implemented for M-metric extraction. The search algorithm terminates when a maximum
number of iterations (Nmax) has been reached or when the error current (Ierror) is within the
desired accuracy limits (Ierr_mar) i.e., ΔVinit/2N−1 becomes smaller than the required error
margin.
In this manner, the search algorithm converges to the desired M-metric representing the
current resistance state of the cell. The simpliﬁed block diagram of the readout architecture
is shown in Fig. 4.19. The 1-bit result of the ﬁrst iteration provides a rough estimate of the
current state of the cell (range). The bias voltage in the ﬁrst iteration (Vinit) is selected in such a
way that it does not disturb the content (threshold switching voltage). The Vbias for the second
iteration is then set as (Vinit+VFS)/2 or Vinit/2, depending on result of the ﬁrst iteration, where
VFS is the full scale voltage. The number of iterations effectively determines the resolution of
the readout data.
Despite its iterative nature, this approach is signiﬁcantly faster than the direct current biasing
approach because of the short duration of each iteration (thanks to the fast voltage-bias
settling). In addition, the total readout time is independent of the BL capacitance and the
sensing resistance. The typical readout latency, excluding world-line settling time, is 450 ns
[Athmanathan et al., 2014]. The analog-to-digital conversion (ADC) is directly built into
the search loop, and this extraction scheme closely resembles the successive approximation
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Initial phase
START
N=1
Apply Vinit
STOP
VM = Vbias
Icell > Iref
Vbias=(Vinit+ VFS/2)
Define ?Vinit
Vbias=(Vinit/2)
Define ?Vinit
Apply Vbias
Icell > Iref
Vbias= Vbias-(?Vinit/2N-1) Vbias= Vbias+(?Vinit/2N-1)
Ierror >Ierr_mar
N = Nmax
Second phase
Yes No
Yes
Yes
No
No
Yes
Ierror=|Icell-Iref|
No
Figure 4.18: Flow chart of the algorithm implemented for M-metric extraction. N is the
number of iterations and Nmax is the maximum number of iteration. Vbias is the applied bias
voltage and VM is the measured M-metric.
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Figure 4.19: Simpliﬁed block diagram of the proposed readout architecture. The same archi-
tecture is capable of extraction of both the M-metric and the Mdiff-metric.
register (SAR) ADC technique.
4.5.2.3 CMOS implementation of the proposed architecture for M-metric extraction
The proposed readout circuitry has been implemented as an analog and mixed-signal design
in 64 nm CMOS technology. Unlike conventional CMOS technologies, the technology is more
DRAM-like and is not optimized for typical logic or analog operations. The digital controller
initiates and controls the necessary signals required for the readout operation. It also generates
all corresponding reference and control signals for the analog components. Based on the
comparator outputs, the controller deﬁnes the correction voltage through the v-DAC at the
end of each iteration.
Compared with the direct current-biasing approach (described in Section 4.5.2.1), the key
challenge of the proposed architecture is to achieve a faster settling of the BL voltage (with
the target accuracy) across the PCM resistance ranging from 10 kΩ–3 MΩ. The idea is to use
a fast voltage regulator to bias the BL voltage and thereby achieve faster settling at the BL.
The settling time of the voltage regulator should be on the order of few tens of nanosecond
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(20-30 ns), thereby enabling faster current settling at the BL. The voltage regulator can bias
the device selected by the address decoders at voltages ranging from 100 mV – 1 V. Across the
target resistance range, a settling time of 20 ns was achieved using the voltage regulator.
Figure 4.20 represents the circuit schematic of the voltage regulator and the measured voltage
at the BL captured during a readout operation for different resistance values of 10 kΩ and
1 MΩ. The voltage regulator consists of a moderate-gain current-mirror operational transcon-
ductance ampliﬁer (OTA) driving the NMOS voltage follower (N1) in closed-loop conﬁguration.
The two high-impedance nodes (n1 and n2) correspond to two poles (p1 and p2). Pole p2
is made dominant by adding a compensation capacitor (Cc ) in parallel to the CBL . The OTA
voltage gain must then be set to a moderate value of 20 to limit phase degradation due to the
non-dominant pole p1 (> 200 MHz). The impact of the load (large CBL in parallel with a PCM
device) on the regulator stability was analyzed. Here, the large Cc and the on-resistance of the
BL selection switches strongly decouple the stability criterion from the load.
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Figure 4.20: (a) Circuit schematic of the two-stage fast voltage regulator. (b) The response of
the voltage regulator for device resistances of 10 kΩ and 1 MΩ.
Each readout is performed in two stages. In the ﬁrst stage, a nominal voltage (around 300 mV,
safe voltage range much below the threshold switching voltage) is applied across the device,
and the current measured is compared with a programmable reference current, Iref. The
comparator output gives a coarse estimate of the resistance of the device (whether the re-
sistance state is closer to the SET or the RESET state). In the second stage, based on the
decision, the Vbias is applied across the device to proceed with the search algorithm. The
second phase terminates after a speciﬁc number of iterations or when the required accuracy
has been achieved.
Figure 4.21 illustrates the schematic of the overall readout scheme for extracting the M-metric.
Once the voltage at the BL (VBL) settles, the sensed current (Icell, which is equal to the PCM
device current) is mirrored using a variable-gain current mirror. The gain (K ) of the current
mirror depends on the coarse comparison at the end of the ﬁrst stage and the programmable
reference current (Iref). The gain can be digitally varied by the controller, so that the search
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Figure 4.21: Schematic of the analog components implementing the proposed readout archi-
tecture. The fast voltage regulator is the key component in determining the readout latency.
space can be increased. If the sensed current is smaller than Iref, the cell state is closer to
the RESET state and hence a higher voltage can be applied across the device. In contrast, if
Icell>Iref, the cell-state is closer to the low-resistive SET state and hence the applied voltage
should be reduced. The ﬁrst stage ensures that at any given iteration, the voltage applied
across the device is always lower than the threshold switching voltage.
In the case of Mdiff-metric extraction, in addition to the ﬁrst stage, a factor (K , gain of the
current mirror in Fig. 4.21) of the current ﬂowing through the device, I1, is stored in a capacitor
and used as reference current (Iref =K ∗ I1) for the second stage. Based on the decision at the
end of ﬁrst phase, the gain K should be tuned to increase the search space according to the
current resistance state of the cell. The reference current (Iref), either the one stored at the
capacitor in the case of Mdiff-metric or the one used externally in the case of M-metric, is then
subtracted from the mirrored current.
Next, the difference current (Δi ) is converted into a voltage using an integrator with adjustable
integration time, prior to being digitized using a comparator. The integration time can be
programmed using the digital controller. After integration, the resulting sampled voltage is
compared with the common-mode voltage and a 1-bit decision is made using the comparator.
The controller computes the digital input for the voltage-DAC (v-DAC) according to the 1-
bit comparator output. The v-DAC is based on a charge redistribution scheme and directly
provides its output to the voltage regulator, thus completing the search loop. The full scale
of v-DAC and its offsets can be digitally programmed using the controller. The v-DAC uses
segmentation of the input digital code, in which the 3 least signiﬁcant bits (LSBs) are encoded
by a binary-weighted array of capacitors and the 3 MSBs (most signiﬁcant bits) are realized by
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Figure 4.22: (a) Circuit schematic of the charge redistribution 6-bit voltage-output DAC. (b)
Class-AB operated cross-coupled input stage OTA forming the core of the v-DAC. The speed
of the voltage DAC is critical as it directly inﬂuences the readout latency. The v-DAC has a
settling time of 10 ns.
an array of 8 identical elements driven from a thermometer encoder. Figure 4.22 describes the
schematic of the voltage-output DAC. The OTA uses a class-AB operated cross-coupled input
stage, inspired by [Peluso et al., 1997], thereby improving the slew rate without increasing the
bias current consumption. The v-DAC has a settling time of 10 ns. Once the search algorithm
has terminated, the voltage at the output of the v-DAC already is the M-metric value measured.
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4.5.2.4 Experimental measurements
The proposed readout architecture along with the programming electronics, have been im-
plemented as an analog and mixed-signal design in 64 nm CMOS technology . The circuit is
characterized using a hardware platform designed for high-performance characterization and
testing of non-volatile memories [Papandreou et al., 2013]. The characterization is facilitated
by poly-silicon resistors that span the full resistance range and are integrated as a sub-array.
The BL can be accessed externally through buffer ampliﬁers and can be used for both DC
and transient measurements. In the resistance range of interest (20 kΩ - 1 MΩ), the voltage
regulator achieved settling of the cell current in less than 30 ns, which allows a total iteration
time of only 60 ns. The ﬂexibility offered by the digital controller allowed us to ﬁne-tune the
parameters critical for closed-loop convergence during readout.
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Figure 4.23: Timing waveforms captured during the READ operation.
The waveforms shown in Fig. 4.23 captured at the chip interface illustrate the timing of the
read operation. The signals generated by the digital controller and the total read access time
of 450 ns for 6-bit readout data have been veriﬁed. The ADC transfer curve for different values
of the M-metric is shown in Fig. 4.24. The measured differential non-linearity (DNL) for the
operating range of the ADC is illustrated in the inset. The increased DNL due to the extended
operating ranges reduces the effective resolution of the complete readout chain to 5 bits.
VBL in Fig. 4.25 illustrates a binary search algorithm trajectory for four different resistances
covering the range of typical PCM high-ﬁeld resistance values. The chip was operated at a low
frequency of 40 MHz to capture sufﬁcient details.
Apart from the current ﬂuctuations in the PCM cell, the noise introduced by the CMOS readout
electronics is mainly due to the voltage regulator maintaining the BL at the readout voltage.
The equivalent input voltage noise contributed by the voltage regulator, V 2n,OTA, results in
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Figure 4.24: Measured ADC characteristics across the integrated poly-silicon resistor array.
The inset shows the measured differential non-linearity (DNL). As the ADC operates in two
operating regimes (one closer to the SET, the other to the RESET states), the effective resolution
of bits achieved is 5 bits.
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Figure 4.25: The trajectory of the bit-line voltage, VBL, for different resistance values: (a) 1 MΩ,
(b) 760 KΩ, (c) 420 KΩ, and (d) 240 KΩ. The voltage clearly follows a binary search algorithm
for attaining the required M-metric values. The chip was operated at reduced 40 MHz clock to
capture the waveforms with sufﬁcient detail.
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Figure 4.26: (a) Main noise source in the circuit schematic. (b) Measured voltage across BL
for an intermediate level (R ∼ 150 kΩ). (c) Normalized noise power spectral density (SV /V 2)
extracted from the captured waveform.
current ﬂuctuations through the parallel combination of the BL capacitance and the PCM
resistance (Fig. 4.26). The level of circuit noise is for all practical purposes dominated by the
intrinsic PCM noise (also shown in Fig. 4.26 [Close et al., 2010]).
4.5.3 eM-Metric extraction
The performance of M-metric in terms of drift resilience is far better than that of the R-metric.
Although the extraction of M-metric extraction can be sped up by the implementation of a
binary search algorithm in the voltage space [Athmanathan et al., 2014], there is still some
margin for enhancement owing to the lower and constant detection current typically used in
M-metric extraction (as the detection current should be lower than the threshold switching
current).
Recently, Stanisavljevic et al. proposed a practical circuit realization of the eM-metric (shown
in Fig. 4.27), which consists of constant current biasing (I0) and a resistor R0 added in parallel
to the PCM resistance, RPCM, which reduces the effective resistance seen at the output node
and thereby considerably reduces the settling time and read latency [Stanisavljevic et al., 2015].
The threshold detection curve is therefore deﬁned as Icell = I0−Vcell/R0 instead of the constant
detection current used in the M-metric extraction. Additionally, for low-resistive states, most
of the biasing current ﬂows through R0, providing improved contrast and higher SNR. The
scheme is the circuit-level equivalent of the metallic surfactant layer to decouple the read
current from the drift-prone amorphous region [Kim et al., 2013].
Typical resistor values of R0, are 150−200 kΩ, yielding a read latency time (including ADC
conversion) of 250−300 ns for typical BL capacitance values of up to 1 pF. Even though the read
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Figure 4.27: Schematic for extraction of the eM-metric. R0 is the resistor parallel to the PCM
resistance, RPCM. R0 decouples the read current from the drift-prone amorphous state.
latency is almost independent of the sensing resistance, its dependence on the BL capacitance
remains owing to the direct current biasing. In addition to a lower latency than that of the
iterative M-metric realization [Athmanathan et al., 2014], the eM-metric circuit realization is
signiﬁcantly smaller, consumes less power and has lower circuit noise because only passive
elements are present in the input stage (similarly as in [Close et al., 2010], the circuit noise is
for all practical purposes negligible compared with the intrinsic PCM device noise).
One disadvantage of such a conﬁguration is the compressed signal range for high-resistive
states, as the majority of the current now ﬂows through the parallel resistor. However, this
slight compression in the signal range does not compromise reliable MLC read out and data
retention, as will be demonstrated in the next chapter.
4.6 Summary
The traditional low-ﬁeld resistance metric is not well-suited for MLC storage operation, owing
to several serious limitations. In contrast, non-resistance-based metrics, like the M-metric
and eM-metric have a huge potential for reliable MLC operation. Given the advantages of the
M-metrics, I strongly believe that realization of MLC PCM is possible only with the likes of
such drift-resilient metrics.
The readout architecture presented demonstrated a fast and efﬁcient implementation of drift-
resilient cell-state metric suitable for MLC operation, which, for the ﬁrst time, enabled the
performance required by non-volatile memory applications. The programming and readout
electronics were fabricated in a prototype chip as part of a Joint Development Agreement
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(JDA) with SK-Hynix for the commercialization of MLC PCRAM devices. Moreover, the viability
of MLC PCM has been demonstrated using the proposed readout metrics, as will be presented
in the next chapter.
The readout circuit was designed and fabricated in 64 nm CMOS technology, achieving an
access time of 450 ns at 6-bit raw (5-bit effective) resolution. The CMOS technology was not
optimized for logic or analog circuits and was more a DRAM-like process. The circuit does
not exhibit sensitivity to BL parasitics and showed low-noise properties. The readout chain is
ready to be co-integrated with a 16 Mb 2x nm PCM cell array and the necessary programming
electronics.
Contributions:
• Proposed a novel readout architecture for extraction of drift-resilient readout met-
rics inMLC PCM storage.
• Characterized the prototype chip fabricated using a FPGA-based hardware charac-
terization platform. The performance of the readout circuitry in terms of access
time (450 ns) and the accuracy of the readout data (5-bit effective ADC resolution)
were investigated.
• Design and implementation of the iterative programming algorithms for MLC pro-
gramming.
• Contributed signiﬁcantly at the top-level design of prototype chips in terms of chip
interface, design of the digital controller, array address decoders, various test point
buffers, and output formonitoring the internal chip signals, etc.
123

5 Reliability and data retention analysis
in MLC PCM
In order for any non-volatile memory (NVM) to be considered a viable technology, its relia-
bility should be veriﬁed at the array level. In particular, properties such as high endurance
and at least moderate data retention are considered essential. PCM possesses highly desir-
able features and has reached an advanced level of maturity through intensive research and
development in the past decade. Multilevel-cell (MLC) capability is not only desirable as it
reduces the effective cost per storage capacity, but a necessary feature for the competitiveness
of PCM against the incumbent technologies, namely, DRAM and Flash memory. However, as
described in the previous chapter, MLC storage is seriously challenged by the phenomena of
resistance drift and array variability.
In this chapter, I present some of the critical reliability concerns in PCM, especially for MLC
storage operation. I summarize the performance of various readout metrics, introduced in
the previous chapter, against the challenges of resistance drift and variability. I demonstrate
the viability of MLC storage in PCM through reliable storage and moderate data retention
achieved for 2 bits/cell, on a 64k cell sub-array, which is pre-cycled for a million (106) cycles
(SET/RESET endurance cycles). The data-retrieval process takes place at regular time intervals,
with the temperature varying from 30◦C to 80◦C. Under similar operating conditions, I also
show the feasibility of 3 bits/cell (triple-level cell, TLC) storage in PCM, for the ﬁrst time ever.
This chapter is organized as follows: Section. 5.1 explains the major reliability criteria es-
pecially for MLC operation in PCM. Section. 5.2 describes the FPGA-based experimental
hardware characterization test platform used for the reliability and data retention experi-
ments. Section. 5.3 summarizes the inﬂuence of endurance cycling on the MLC functionality.
Section. 5.4 presents the reliability and data retention analysis results from the experiments
performed on a 64k cells and ﬁnally, in Section. 5.6, the conclusion from the reliability and
data retention point of view for MLC operation are provided.
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5.1 Reliability concerns inMLC PCM
Endurance cycling, data retention and data disturb are the main reliability factors in PCM.
Endurance cycling refers to the number of repeated programming cycles that can be reliably
performed in a memory device. Data retention is the capability of the device to retain the
stored data over time. Data disturb refers to the unintended distortion of the stored data in a
cell either by programming neighboring cells (thermal disturb) or by repeated readouts of the
same cell (read disturb).
5.1.1 Endurance cycling
Endurance cycling is an important reliability criterion for any memory technology, as higher
endurance broadens the application area to areas where frequent read/write is required.
One of the main reasons for the pronounced interest in PCM is its high endurance, which is
measured to be on the order of 108 cycles at the array level [Gleixner et al., 2007]. Figure 5.1
shows the typical SET/RESET cycling endurance of cells that were experimentally studied in
this thesis. For comparison, MLC Flash memory is limited to only 104 endurance cycles, and
thus necessitates the application of complex wear-leveling schemes to make it suitable for
enterprise applications.
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Figure 5.1: Endurance cycling at room temperature of a typical PCM device studied in this
thesis.
Endurance cycling is a characteristic of the phase-change material. The two main failure
modes commonly observed in PCM are the stuck-at-SET and stuck-at-RESET failures. Peder-
sen et al. demonstrated that the phase transition between the crystalline and the amorphous
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state is accompanied by a considerable change in density [Pedersen et al., 2001]. They experi-
mentally measured that GST thin ﬁlms show a 6.5 % thickness decrease upon crystallization.
With repeated cycling between the crystalline and amorphous states, the corresponding den-
sity variations result in mechanical stress. Eventually, this leads to void formation within the
active region of the device, resulting in stuck-at-RESET failures. However, Chen et al. proposed
that by adding suitable amount of doping material to GST, they are able to delay the void
formation process, thereby signiﬁcantly improving the endurance to more than 109 cycles
(only 106 cycles in the case of undoped-GST) [Chen et al., 2009].
The other failure mode, stuck-at-SET, is usually attributed to the elemental segregation that
these materials exhibit with repeated cycling. Raoux et al. observed that repeated cycling
leads to Sb enrichment at the bottom electrode [Raoux et al., 2008]. Sb-rich materials tend to
have lower crystallization temperatures. This results in the crystallization of the active region
at much lower temperatures than the actual crystallization temperature corresponding to the
original material composition, thus causing stuck-at-SET failures.
5.1.2 Data retention
The other critical reliability measure for any non-volatile memory is its capability to retain
the stored information, known as data retention. The typical data retention criterion for
enterprise-level storage applications is 3 months at 40◦C 1. Signiﬁcant research efforts have
been performed to estimate the actual data retention of PCM. In contrast to the crystalline
phase, the amorphous phase is meta-stable and hence determines the retention time. Typical
data retention measurements involve measuring the RESET resistance of the device over
time. When the resistance falls below a certain threshold (typically, a resistance reduction
by a factor of two under isothermal conditions with no applied bias), the device is assumed
to suffer a retention failure. These measurements are also performed at various higher tem-
peratures (around 160◦C) to accelerate the crystallization process and hence the subsequent
retention failure. From the high-temperature measurements and a reasonable activation
model, researchers can predict the retention performance at elevated temperatures. Using
measurements from a mushroom-type device, Pirovano et al. showed an Arrhenius behavior
with an activation energy of 2.6 eV, extrapolating to a data retention capability of 10 years at
110◦C [Pirovano et al., 2004].
Later Redaelli et al. proposed a percolation model for data retention on 180 nm μ-trench PCM
cells and analyzed this model using a temperature-dependent percolation effect. They showed
that repeated retention measurements on the same device resulted in widely varying retention
times, demonstrating the stochastic component of GST crystallization. They attributed these
variations to the random spatial conﬁguration of the as-nucleated grains in the amorphous
region [Redaelli et al., 2005]. When these percolation paths appear through an amorphous
layer, the resistance drops signiﬁcantly, resulting in retention failure.
1Solid-State Drive Requirements and Endurance Test Method. JEDEC Standard, JESD218A, 2011.
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Russo et al. showed that using an Arrhenius extrapolation would be pessimistic in the data
retention estimation as the energy barrier for nucleation is even larger at higher temperatures.
This reduces the driving force for nucleation, causing the temperature dependence of nucle-
ation to be less than Arrhenian [Russo et al., 2007]. A number of groups have also investigated
other PCM materials and doping as a way to increase the activation energy for crystallization,
so as to increase the retention time [Matsuzaki et al., 2005; Kim and Ahn, 2005; Oh et al., 2006].
Apart from spontaneous crystallization, which does not pose any serious threat to meeting
the desired data retention criterion, the other major concerns for data retention are resistance
drift (in the case of MLC storage operation), thermal disturb and read disturb.
5.1.2.1 Resistance drift
All the data retention analysis described above are based on SLC (single-level cells, 1-bit/cell)
operation in PCM. The scenario is entirely different in the case of MLC operation, as resistance
drift poses a far more serious threat to data retention of the intermediate resistance levels
(than the crystallization), resulting in data loss. As a consequence, it might not be possible to
attain the typical data retention criteria for the intermediate resistive levels in MLC operation.
Thus, MLC PCM may not be suitable for typical storage applications. However, moderate data
retention between that of DRAM (64 ms) and Flash, if achieved, would open up a range of new
storage-class memory applications for MLC PCM [Freitas and Wilcke, 2008].
The phenomenon of drift results in the steady resistance increase of the high-resistive amor-
phous state over time. In the case of SLC PCM, the drift process increases the margin between
the ON/OFF (SET/RESET) states and hence does not cause any harm in data retention and in
fact may aid the readout process. However, in the case of MLC, drift is detrimental. It has been
shown that high temperatures accelerate the drift phenomenon, and hence, the stability of
the stored levels at elevated temperatures is a critical reliability concern for MLC operation
[Sebastian et al., 2015]. Therefore in MLC PCM, retention failures should be addressed such
that moderate data retention is achieved. Various MLC-enabling technologies for PCM de-
scribed in Section 4.3 should therefore be designed by taking the reliability and data retention
issue into consideration.
5.1.3 Thermal or program disturb
Thermal disturb is another reliability characteristic that is unique to PCM because of the latter’s
deliberate use of heat for the programming mechanism. Thermally activated crystallization
of the high-resistive states results in a signiﬁcant reduction of the resistance, leading to data
failures in both SLC and MLC PCM. One possible cause of the crystallization is thermal
disturb. When a cell has been programmed to the RESET state, repeated programming of the
adjacent cells might induce the crystallization of the cell because of the heat diffused from the
neighboring cells (described in Section 3.5). However, this has been proved not to be critical
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at the 45 nm technology node, and has also been projected, through models and simulations,
to not pose a serious threat at future, sub-20 nm technology nodes [Russo et al., 2008].
5.1.4 Read disturb
Apart from spontaneous crystallization, the othermechanism that can inﬂuence crystallization
and induce data loss is repeated read operations. During every read operation, the small read
current ﬂowing through the device can induce a localized heating that can accelerate the
spontaneous transition from amorphous to crystalline, thus inducing a premature fault. As
the crystallization process of the amorphous phase is promoted at higher temperatures, these
failure mechanisms are aggravated at elevated temperatures [Sebastian et al., 2015].
Given the typical reliability concerns for MLC operation in PCM, it is interesting to study
each of the MLC-enabling technologies (described in Section 4.3) offering resilience to drift
and variability in terms of the MLC reliability criteria, such as temperature ﬂuctuations and
endurance cycling.
5.2 Experimental Characterization of MLC PCM
The choice of phase-change material, the design and fabrication of the memory device,
including the process deﬁnition and the material deposition technique, are key components in
demonstrating the reliability and endurance performance for MLC operation. Mushroom-type
memory devices with doped-GST as phase-change material are used for the experiments. The
bottom electrode is formed by a lithographically independent, so-called “key-hole” process
[Breitwisch et al., 2007], creating the keyhole with a sub-lithographic CD that is essentially
independent of the original feature size. The keyhole is subsequently ﬁlled with TiN, which
acts as the heater (bottom electrode).
The PCM devices are integrated into a prototype chip serving as the characterization test-
vehicle in 90 nm IBM9SF CMOS technology. Our experimental hardware platform is built
around the prototype PCM chip with a 2×2 M cell array with a 4-bank interleaved architecture
(Fig. 5.2). The memory array size is 2 ×1000 μm × 800 μm. In addition to the PCM cell
array, the prototype chip contains the necessary circuitry for cell addressing, on-chip ADC
for cell readout and voltage- or current-mode cell programming [Close et al., 2010]. Table 5.1
summarizes the speciﬁcations of the PCM prototype chip.
5.2.1 Characterization Platform
Figure 5.3 illustrates the schematic block diagram of the versatile hardware platform designed
for high-performance characterization and testing of non-volatile memories. The platform
is based on a reconﬁgurable hardware/software architecture with a high degree of multi-
domain testing and data-acquisition capabilities and is closely based on the one proposed
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Figure 5.2: Die micrograph of the prototype memory chip used in the experiment. The PCM
chip consists of a 2×2 M cell array with a 4-bank interleaved architecture.
Table 5.1: Speciﬁcations of the PCM prototype chip
CMOS baseline 90-nm, 6 metal levels of Cu
Access device NMOS
Memory element Doped Ge2Sb2Te5 (d-GST)
Array size 2×2 M cells
Supply voltage 2.5 V
ADC resolution 8 bits
Readout latency 500 ns
in [Papandreou et al., 2013]. It provides a valuable tool for statistical characterization of the
solid-state memory channel for new and emerging non-volatile memories. It consists of the
following main units:
• A high-performance analog-front-end (AFE) board that contains a number of digital-to-
analog and analog-to-digital convertors (DACs and ADCs) along with discrete electron-
ics, such as power supplies, voltage, and current reference sources, etc.
• A FPGA board that implements the data acquisition and the digital logic to interface
with the memory device under test, with all the electronics of the AFE board.
• A second FPGA board with an embedded processor and Ethernet connection that
implements the overall system control and data management as well as the interface
with the data processing unit.
• A temperature control unit consisting of a Eurotherm temperature controller, a temper-
ature sensor, a heating resistor and the power supply.
• A workstation with MATLAB running a lab automation test suite for executing numerous
experimental scenarios and providing real-time data processing.
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Figure 5.4: Photograph showing the experimental hardware characterization platform.
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The prototype PCM chip is connected to the hardware characterization platform via a specially
designed chip support board that offers numerous test-point buffers enabling external access
to the chip’s critical internal signals for debugging and monitoring purposes. The lab automa-
tion test suite also provides the necessary interface to the platform’s temperature control unit
for variable high-temperature characterization experiments. The temperature of the device
under test is measured using the temperature sensor attached underneath the chip. A heater
with 20 W power is also mounted along side the temperature sensor. The PID temperature
controller monitors the input from a temperature sensor and provides a power output through
the power supply to the heating element. The overall chip temperature can be increased by
applying power to the heater.
5.2.2 Experimental Procedure
Figure 5.5 depicts the ﬂow chart of the experimental procedure that was designed to assess the
MLC reliability of the PCM prototype chip in terms of data retention and cycling endurance
under variable time and temperature conditions. A sub-array of 64 k pristine memory cells is
selected and subjected to repeated SET/RESET programming cycles. During the endurance
cycling, single RESET/SET pulses are used to repeatedly program and erase the cells. The
cycling RESET pulse is a box-type pulse of maximum power and a width of 150 ns. The
cycling SET pulse is of moderate power with a trailing edge of 2.4 μs. At regular intervals in
a logarithmic fashion, i.e., every 104 cycles, 105 cycles, etc., endurance cycling stops and the
cells are analyzed in terms of MLC programming and data retention under variable time and
temperature proﬁles.
More speciﬁcally, the sub-array is programmed into four distinct resistance levels, namely,
L0 (SET), L1, L2 and L3 (RESET). The two intermediate levels, L1 and L2, are programmed
using the iterative programming algorithm. The maximum number of iterations allowed
during the iterative programming operation was set to 20. The two corner levels, L0 and L3,
are programmed by single SET and RESET pulses, respectively. The stored levels are based on
random user patterns encoded by the scheme described in Section 4.3.4.
After the successful programming of the cells under test, the stored data in the sub-array is
read back at regular intervals to evaluate the drift performance of the various read-out metrics
described in Section 4.3.3. To assess the bit-error performance under practical operating
conditions and to study the drift behavior at elevated temperatures, a proﬁle in which the
temperature is varied between 30◦C and 80◦C was used. The temperature proﬁle over time is
illustrated in Fig. 5.11(a). After the retention measurements, the cycling continues to the next
cycling point. This procedure continues for a total of 1 million (106) cycles.
The two intermediate levels (L1 and L2) are optimally placed for each of the R- and eM-metrics
before programming in order to maximize retention for the given temperature proﬁle and
readout metric.
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Figure 5.5: Flowchart of the experimental procedure. The cells are cycled repeatedly in the
Endurance cycling stage. Four levels are optimally placed using the iterative programming
algorithm. The stored levels are repeatedly read at time intervals and at the desired tempera-
ture.
5.3 Impact of endurance cycling onMLC performance
The phase-change material, the device-type and the fabrication process in particular, are
responsible for the remarkable stability that these devices exhibit as a function of repeated
programming and erase cycles. This is illustrated in Fig. 5.1, which shows the measured
resistance of the PCM devices used for this experiment, after application of consecutive RESET
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and SET programming pulses. It can be observed that in both states the resistance is stable
over more than 108 programming cycles. However, for MLC operation, in addition to SET and
RESET states, it is of particular signiﬁcance to assess the effect of cycling on the characteristics
of the intermediate resistance states. This is particularly important for MLC programming
because large variations on the programming curve will curtail the ability of the iterative
programming algorithm to accurately program intermediate resistance levels to the target
resistance levels.
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Figure 5.6: The evolution of the eM − I programming curves with respect to the number of
SET/RESET endurance cycles for two different ambient operating temperatures (a) 30◦C and
(b) 80◦C. The measured data corresponds to the average of 64 kcells. The difference in the
eM-metric values is due to the decrease in the resistance values at higher temperatures.
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5.3.1 Evolution of the eM-I Programming Curve
Figure 5.6 depicts the measured static, “single-shot” programming eM − I curves averaged
over 64k cells as a function of the endurance cycles at two different ambient operating temper-
atures, 30◦C and 80◦C. With repeated programming cycles, the programming eM − I curve
moves to the right and also widens a bit. In other words, with repeated cycling, a slightly higher
power is required to RESET the cells, but at the same time, the dynamic signal range improves.
For MLC programming, the right slope of the eM − I curve is used by the iterative program-
ming algorithm to program the cell in the desired intermediate resistance level. However,
endurance cycling causes the right slope of the programming curve to become increasingly
steeper, making it more difﬁcult to attain the target resistance levels while programming the
intermediate states.
5.3.2 eM-metric evolution
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Figure 5.7: Evolution of eM-metric values for four levels as a function of SET/RESET endurance
cycles, measured at room temperature (30◦C). L0 and L3 are the extreme SET and RESET
levels. L1 and L2 are the intermediate levels for MLC programming. The solid line shows the
mean value of 64k cells; while the dash-dotted line represent ±3σ variation.
The mean value and ±3σ variation of the eM-metric values, read 100 s after programming
for the four programmed levels as a function of endurance cycles, are summarized in Fig. 5.7.
Although endurance cycling affects the steepness of the right slope of the eM− I programming
curves (see Fig. 5.6), the two intermediate levels (L1 and L2) are programmed in closed-loop
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using the iterative programming algorithm described in Section 4.3.2, keeping their mean
value constant and independent of the number of cycles. However, with endurance cycling, the
variability increases at 1 million (106) cycles, especially for the L2 intermediate state (Fig. 5.7).
In addition, with endurance cycling, the SET and RESET mean values change similarly as in
the eM − I programming curves and therefore the resistance margin between them increases.
In a way, this increased SET-RESET resistance range effectively compensates for the increase in
variance at 106 cycles, suggesting that endurance cycling compromises neither level placement
nor data retention.
5.4 MLC Reliability and data retention analysis
In this section, the data retention capability of the various readout schemes, presented in
Section 4.3.3, is analyzed using the measured data from the experimental platform. Firstly, the
results of iterative algorithm for programming the two intermediate levels on a 64 kcell sub-
array that has been pre-cycled 1 million (106) times are shown. The inﬂuence of temperature
on the characteristics of the device at the array level was studied. To maximize data retention,
two intermediate levels should be optimally placed during programming. By ﬁtting the
previously measured experimental data, the mean and variances of each intermediate level at
arbitrary time instances can be obtained. Then, by assuming Gaussian statistics of the level
distributions, the optimal placement of two intermediate levels that minimizes the bit-error
rate (BER) is calculated iteratively for each of the readout metrics (the optimal level placement
is metric dependent). Following that, the reliable readout and data retention of the stored data
were analyzed.
5.4.1 MLC Storage operation (2 bits/cell)
According to the experimental procedure of Fig. 5.5, after the cells have been pre-cycled a
million times, two intermediate resistance levels are optimally placed between the extreme
SET and RESET states. The performance of the iterative programming algorithm used for
programming the intermediate resistance levels is presented in Fig. 5.8. Figure 5.8(a) shows
the convergence distribution of the optimally placed intermediate resistance levels, L1 and
L2. On average, these two levels require 3.3 and 6.4 iterations to converge to the desired
target resistance level, respectively. Irrespective of the million endurance cycles, the iterative
algorithm achieves convergence of 99% of the cells in fewer than 14 iterations. Figure 5.8(b)
summarizes the eM-metric value distribution for all four levels programmed, over the ensem-
ble of 64k cells, 500 μs after programming. Clearly, the levels are tightly distributed and well
separated, making them a suitable choice for performing the drift evolution experiment.
Detailed I−V characteristics for the entire sub-array showing all four programmed levels, 100 s
after programming, are shown in Fig. 5.9. The I −V points are collected below the threshold
power (constant 1.5 μW power; dashed curve in Fig. 5.9) to prevent potential disturbance of
the resistance states during readout. The solid line in Fig. 5.9 captures the detection curve
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Figure 5.8: (a) Convergence – number of iterations required to program the two intermedi-
ate resistance levels using the iterative programming algorithm. (b) Distribution of all four
programmed levels in eM-metric.
used for extraction of the eM-metric, with an equivalent readout circuit biasing current of
4.5 μA and parallel resistor of 300 kΩ. As can be observed, the levels are very well separated in
the eM-metric measured 100 s after programming.
SET
RESETL2L1
Figure 5.9: I−V curves of the four programmed resistance levels for 64k cells measured at room
temperature, 100 s after programming. The solid black line captures the readout detection
curve used for eM-metric extraction. The dashed purple line represents the iso-power curve
used for collecting the I −V points without disturbing the cell content (threshold current
protection).
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5.4.2 Inﬂuence of Temperature
The impact of temperature ﬂuctuations on the device characteristics and performance at
the array level has been studied. This is the ﬁrst time such a study has been performed in
MLC PCM. The available dynamic range as well as the eM-metric values are reduced at higher
temperature (i.e., at 80◦C). Moreover, the eM-metric value variations at higher temperature
are not uniform across all levels. This is evident from Fig. 5.10, where the distribution of the
four levels is shown 500 μs and 500 s after programming at both 30◦C and 80◦C. High-resistive
states are prone to a signiﬁcant reduction in the eM-metric value compared with low-resistive
states. This is also clearly visible from the measured eM − I curves in Fig. 5.6. This behavior is
expected owing to the temperature-dependent conductivity of the phase-change materials
and therefore the conductivity increases at elevated temperatures [Raoux et al., 2009].
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Figure 5.10: Histogram of the four programmed levels read 500μs and 500 s after programming
measured at 30◦C and 80◦C.
5.4.3 MLC data Retention analysis
The time evolution of four optimally placed levels for each metric (R, M and eM) after 106
endurance cycles is shown in Fig. 5.11. The corresponding time-temperature proﬁle is depicted
in Fig. 5.11(a). We have designed this proﬁle such that it induces signiﬁcant stress in the PCM
cells, representing a worst-case situation for data retention. This is exempliﬁed by (a) two
temperature ramps to 80◦C, lasting for 3 h and 16 h, respectively, and (b) a total of 4 days of data
retention. The retention performance of the M-metric and eM-metric appears signiﬁcantly
better than that of the R-metric, as these two metrics offer better contrast between the stored
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Figure 5.11: (a) Time-temperature proﬁle of the temperature variations across the chip. Drift
evolution of the four individually optimally placed levels for (b) the R-metric, (c) the M-
metric and (d) the eM-metric, measured at regular time intervals and at the temperature
corresponding to the time-temperature proﬁle. The solid line and the dotted line represents
the mean value and ±3σ bounds of the respective metrics. The performance of both the
M-metric and eM-metric is superior to that of the R-metric.
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levels, therefore facilitating the data-retrieval process (Fig. 5.11(b)-(d)).
Owing to the low-voltage bias, attaining 2 bits/cell, using the resistance metric is quite chal-
lenging because the dynamic range is signiﬁcantly smaller than those of the M and eM-metrics.
This is mainly due to the saturation issues associated with the R-metric as discussed in Sec-
tion 4.3.3.1. The M and eM-metrics exhibit rather similar time and temperature evolutions.
Therefore, to quantify the retention performance, only the R and eM-metrics are compared in
terms of the bit-error rate (BER) in the next section.
5.4.3.1 BER Performance
Figure 5.12(a) shows the bit-error-rate (BER) evolution of the R-metric value as a function
of the time elapsed after programming. Two data-detection schemes are compared: the
reference-cell scheme and the permutation modulation (PM) code and detection method,
both described in Section 4.3.4, and denoted as “REF-CELL” and “CODE”, respectively. For
fairness of comparison, the fraction of reference cells used for the level estimation is chosen
equal to the redundancy of the PM code of length 20, i.e., 2−1.672 ≈ 0.17.
It can be observed that the BER of the R-metric already crosses the 10−4 mark 1000 sec after
programming, i.e., during the time when the levels drift at room temperature. Furthermore,
although the BER temporarily improves when the temperature ramps to 80◦C, the R-metric
generally exhibits a high sensitivity to temperature changes. The direct dependence on the
activation energy makes it vulnerable to temperature ﬂuctuations and resistance drift. This
may be inferred from the characteristic behavior of the resistance metric with temperature
ﬂuctuations, illustrated in Fig. 5.11(b). However, the SNR of the resistance metric decreases
steadily as a function of time at constant temperature. This leads to the monotonic increase
of the BER with time in stretches of constant temperature, both at 30◦C (until 1000 s and
between 104 and 105 s), and at 80◦C (between 103 and 104 s). Also, the “reference cell” scheme
is clearly unable to detect the data reliably.
Similarly, Fig. 5.12(b) depicts the BER evolution of the readout eM-metric with time after
programming. Evidently, the performance of the eM-metric is largely superior to that of
the resistance metric, both for the reference cell and the coded schemes. Speciﬁcally, the
BER performance of the eM-metric when the modulation code is used is extremely robust,
staying below 7.7×10−5 even after four days of data retention at adverse ambient temperature
conditions.
To put this error rate into perspective, a standard Bose–Chaudhuri–Hocquenghem (BCH)
error-correction code operating on a user segment of 512 bits and being able to correct 7 bits,
would be able to bring a raw BER of approx. 1.5×10−4 at its input down to 10−15 at its output.
BCH codes of such complexity can be decoded in tens of nanoseconds in modern FPGAs, and
are therefore suitable for low-latency memory applications. This proves the viability of reliable
2 bits/cell data storage in PCM cell arrays after extensive endurance cycling, as well as reliably,
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Figure 5.12: BER performance of readout metric measured at 340,000 sec (approx. 4 days) after
programming: (a) R-metric; (b) eM-metric; Detection schemes based on the reference cell
method and permutation modulation coding scheme are compared. The performance of the
eM-metric is extremely robust, staying below 7.7×10−5 even after four days of data retention
at adverse ambient temperature conditions.
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moderate data retention in the presence of temperature ﬂuctuations (30◦C – 80◦C), in line
with storage-class memory requirements.
5.5 Triple-level cell (TLC) storage in PCM
Given the superior performance of the M-metric and eM-metric over the R-metric with very
encouraging MLC data retention results, we were motivated to explore also the possibility of
increasing the memory density to 3 bits/cell, also known as Triple-Level Cell (TLC) storage.
We repeated the same experimental procedure to store eight programmed levels (3 bits/cell)
on cells that had a history of a million cycles, to investigate the data retention performance of
these metrics for TLC storage operation.
5.5.1 Feasibility of 3 bits/cell (TLC) programming
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Figure 5.13: (a) Convergence – number of iterations required to program the six intermediate
resistance levels using the iterative programming algorithm. (b) Distribution of all eight
programmed levels in eM-metric.
The read and programming circuitry can support more than 2 bits/cell operation as the
resolution of the ADC used in the readout circuitry is 8 bits. A potentially limiting factor in
terms of the programming electronics for TLC operation is the convergence of the iterative
programming algorithm with reduced target bin width, which is essential to accommodate
8 levels (3 bits/cell). Figure 5.13(a) demonstrates the convergence of the iterative algorithm
for the programming of six intermediate eM-metric levels apart from the corner SET and
RESET states. The distribution of the levels just after programming is shown in Fig. 5.13(b).
It is evident that the iterative programming algorithm appears to be capable of accurately
programming the six intermediate levels. Figure 5.14 depicts the I −V curves of all eight
programmed resistance levels, measured 100 s after programming.
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Figure 5.14: I −V curves of the eight programmed resistance levels for 64k cells measured
at room temperature, 100 s after programming. The solid black line captures the readout
detection curve used for eM-metric extraction. The dashed purple line represents the iso-
power curve used for collecting the I −V points without disturbing the cell content (threshold
current protection).
5.5.2 eM-metric evolution with endurance cycling
The mean value and±3σ variation of the eM-metric values read 100 s after programming for all
eight programmed levels over 64k cells as a function of endurance cycling are summarized in
Fig. 5.15. With endurance cycling, there is a marginal increase in the SET-RESET range, whereas
the variance remains fairly constant, apart from a slight increase in the high-resistance states
at 106 cycles, owing to the steepness of the right slope of the programming curve. However, it
can be seen that by judicious level placement, it is possible to spread the levels to account for
the variance, suggesting that endurance cycling will not compromise TLC data storage.
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Figure 5.15: eM-metric values for the eight programmed levels as a function of the SET/RESET
endurance cycles measured at room temperature. The solid and dotted lines represent the
mean values and ±3σ variations of the eM-metric values, respectively.
5.5.3 TLC data retention analysis
In Fig. 5.16, we compare the drift performance of the three metrics (R, M and eM) in terms
of their feasibility for reliable TLC storage and data retention. With level overlap at the high-
resistance states, the R-metric appears unsuitable for TLC storage. Although the M-metric is
able to capture all programmed levels, the constant low-detection current leads to overlap
between the SET and the intermediate states closer to the SET state.
In contrast, the eM-metric exhibits good potential for reliable detection of all eight levels over
time. Even though the dynamic range of the eM-metric is reduced compared with the M-
metric (compressed in the high-resistive states), the eM-metric exhibits remarkable potential
for data retention under temperature variations for TLC storage because of the higher contrast
it offers between the SET and the low-resistive intermediate states, and its higher SNR.
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Figure 5.16: (a) Time-temperature proﬁle of the temperature variations across the chip. Trajec-
tories of the eight individually optimally placed levels for (b) the R-metric; (c) the M-metric
and (d) the eM-metric, measured at regular time intervals and temperatures corresponding
to the time-temperature proﬁle. The solid and dotted lines represent the mean values and
±3σ bounds of the respective metrics. Clearly, the performance of eM-metric is signiﬁcantly
better than the other two metrics. Owing to the constant low current in the M-metric, there is
not enough contrast between the lower SET-like states.
Te
m
pe
ra
tu
re
 ( 
C
)
146
5.5. Triple-level cell (TLC) storage in PCM
147
Chapter 5. Reliability and data retention analysis inMLC PCM
5.5.4 BER performance
The BER performance of eM-metric readout for 3 bits/cell as a function of time after program-
ming is shown in Fig. 5.17. The variation in the temperature across the device is shown in
Fig. 5.16(a). The BER (using the PM code detector) remains at very acceptable levels (around
10−4) until about 5000 s after programming, in the middle of the 80◦C stretch. Afterwards, the
BER increases monotonically, as expected from the compression of the level placement shown
in Fig. 5.16(d). However, the BER stabilizes again after 104 s, i.e., when the temperature drops
again to 30◦C. This suggests that at room temperature drift does not affect TLC retention with
the eM-metric. The BER performance of the reference-cell scheme is unacceptable, already
exceeding 10−2 only 1 ms after level programming. Figure 5.18 illustrates the eM-metric
distribution of the eight programmed levels drifting over time.
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Figure 5.17: BER performance of the eM-metric readout for TLC storage in PCM after 106
endurance cycles.
To summarize, it appears that 3 bits/cell storage and moderate data retention in PCM are
well within reach, in particular if ambient temperature ﬂuctuations can be controlled. This is
only possible with a judicious combination of the eM-metric, with its robustness to drift and
temperature ﬂuctuations, and the proposed modulation coding scheme, offering enhanced
resiliency to level variations.
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Figure 5.18: Drift evolution and distribution of the eight programmed levels after programming.
There is a clear distinction between the adjacent levels in terms of VeM and hence its more
suitable to TLC storage operation.
5.6 Summary
Phase-change memory exhibits a large resistance margin between its two stable states. More-
over, this margin is constantly maintained or even marginally increased after repeated en-
durance cycling. Although this looks promising for achieving reliable MLC storage in PCM, the
drift and variability associated with PCM cells pose a serious challenge for reliable MLC storage.
However, we demonstrated that a powerful combination of drift-immune non-resistance-
based metrics and drift-tolerant coding and detection schemes enable reliable storage of four
levels per cell (2 bits/cell), with adequate data retention at elevated temperature, even after
106 endurance cycles. We also showed that it is even possible to reliably store and retrieve 3
bits/cell in PCM arrays, provided the temperature variations can be controlled.
Contributions:
• Investigated and also demonstrated reliableMLC storage over a PCM sub-array with
an ensemble of 64k cells, which had been subjected to onemillion endurance cycles
and temperature variations.
• Devised the temperature control component of the experimental characterization
platform for inducing temperature variations across the prototype chip.
• Implemented various routines and procedures in the FPGA-based hardware charac-
terization platform for the emulation and extraction of various performance-based
aspects of the prototype chip.
• Demonstrated the feasibility of storing 3 bits/cell in PCM arrays by optimal level
placement, provided that temperature variations can be kept under control.
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6 Conclusion and future work
From a modeling perspective, all important aspects of FEM based modeling approach of
thermoelectric physics within PCM devices have been thoroughly investigated by this thesis.
Similarly, from a reliability perspective, a complete analysis has been performed experimen-
tally on arrays of PCM cells (64k cells), that has been cycled over a million times and have
experienced a history of temperature variations (30◦C to 80◦C). The results demonstrate the
feasibility of MLC PCM chips commercialization in the near future. In this ﬁnal chapter, a
brief summary of thesis major contributions, the impact of this work in the PCM research
community, and most promising future directions of research are presented.
6.1 Summary of Achievements
The accomplishments of this thesis include a complete modeling and reliability framework
for MLC PCM technology. The ﬁrst part of the thesis focused on the various device modeling
aspects in the implementation of a comprehensive thermoelectric model that can accurately
capture the PCM device characteristics. The second part of the thesis focused on a novel
CMOS circuit implementations of new drift-resilient readout metrics in the 64 nm technology
node. Furthermore, the reliability of MLC and TLC PCM has been thoroughly investigated and
demonstrated in the framework of the proposed readout metrics, as well as novel drift-tolerant
coding schemes.
Device modeling
1. A comprehensive thermoelectric model: I proposed a comprehensive thermoelectric
model for the complete understanding of thermoelectric effects in PCM devices. Specif-
ically, the thermoelectric physics of the nano-scale PCM devices has been modeled
and simulated to gain a thorough knowledge of the thermal and electrical transport
mechanisms within the device. Novel strategies were used to model and implement
various physical aspects of the device in COMSOL Multiphysics [?]. Realistic ﬁeld- and
temperature-dependent material properties were used in the model simulation. The
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model was then validated by comparing the simulation results with experimental data
measured on a wide range of ambient operating temperatures, from 200 K to 400 K. The
simulation results showed good match with the experimental measurements, thereby
verifying the efﬁcacy of the model. The proposed model is instrumental for a com-
prehensive understanding of the device operation and dynamics, and hence provides
valuable feedback for ﬁne tuning the material properties and device design so as to
enhance and improve the device efﬁciency and performance.
In addition, from the insights provided by themodel, wewere able to acquire the possible
reason behind the distinct behavior exhibited by these devices for opposite-bias polarity
conditions. This paves the way for future power-efﬁcient device designs, where the
thermoelectric contributions can be further enhanced by appropriate phase-change
materials and electrodes selection or by modifying the device geometry.
I also proposed a simple and compact model to quickly assess the thermal disturb, with
reasonably good accuracy, in highly dense PCM arrays. Given that these measurements
are impossible to obtain from actual operating devices, the model offers an additional
important beneﬁt in providing reasonable estimates in the signiﬁcantly smaller time
frame (compared to the more complex and time consuming FEM model). The ther-
moelectric model for the thermal proﬁle within the device and the electro-thermal
model for the temperature distribution outside the device, both models when coupled
together can give a very good estimate of the overall temperature distribution in the
memory array. Given the importance of the knowledge of temperature distribution in
technologies like PCM as it strongly impacts the area and power requirements, these
models provide very valuable and much needed insights.
I also proposed novel device-design ideas targeting better performances compared to
the conventional devices, which came as a result of the knowledge obtained from the
model. Though these ideas are still very far from potential implementation, they point
us to the right direction for addressing the problems of scalability and power issues and
thereby making PCM technology more amenable.
Metrics and Architectures for MLC PCM
2. Drift-resilient readoutmetrics inMLCPCM: I propose a novel readout circuit architec-
ture for the extraction of drift-resilient non-resistance cell-state-based metrics for reli-
able MLC storage in PCM. Resistance drift seriously limits the number of intermediate
resistance states that can be packed reliably into a single cell. Various non-resistance-
based drift-immune metrics have been shown to have better drift performance. How-
ever, most of these demonstrations were based on measurements from macro devices.
A need for an efﬁcient readout architecture which can extract this new breed of metrics
and can be co-integrated with the array of PCM devices in a prototype chip clearly exist.
The proposed novel readout scheme satisﬁes this purpose.
The proposed architecture was implemented in 64 nm CMOS technology, and the
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fabricated prototype chip was characterized with integrated poly-silicon resistor array,
conﬁrming the desired operation of the readout scheme. This part of the thesis was
done in collaboration with SK-Hynix as part of a Joint-Development-Agreement (JDA)
for MLC-PCRAM development and commercialization. The readout scheme presented
demonstrated a fast and efﬁcient extraction of drift-resilient metric suited for MLC
operation, enabling, for the ﬁrst time, the performance required by non-volatile memory
applications. A readout access time of 450 ns at 6-bit raw (5-bit effective) resolution was
achieved. The circuit exhibits low-noise characteristics and no sensitivity to bit-line
parasitics. The readout chain is ready for co-integration with a multi-gigabit 2x nm PCM
cell array together with the necessary programming electronics.
Being an exploratory prototype chip and an eventual platform for exploring such novel
readout metrics, various ﬂexibility knobs were added to the readout architecture for a
large degree of extensive investigation of these metric schemes. Although this ﬂexibilities
made the implementation very complex, the readout scheme are versatile enough so that
many possible combinations of the metrics can be extracted using the circuitry. Apart
from that, I was also instrumental in the implementation of the enhanced version of the
drift-resilient metric, which was demonstrated to have even better drift performance.
Reliability analysis of MLC PCM
3. Reliability analysis of PCM arrays: I demonstrated reliable MLC storage and data-
retention based on various MLC readout metrics on an ensemble of 64k cells PCM
arrays, which were cycled for a million (106) endurance cycles and have experienced
a history of temperature variations ranging from 30◦C to 80◦C. Various technological
advancements are currently being deployed to enable reliable MLC storage in PCM
technology. It is of a great importance that their performance is thoroughly studied
and investigated. Given the temperature-dependence of resistance drift, temperature
variations and repeated programming and erase cycles can have an adverse impact on
data retention, thereby preventing reliable MLC storage.
Time-temperature drift evolution of the various readout metrics were presented and
their data retention analyzed. The impact of endurance on the programming eM − I
curves and the evolution of the intermediate resistive-levels with respect to endurance
cycling were presented, for the ﬁrst time. Permutation codes were used to encode the
data and iterative programming schemes to store the encoded data in the PCM sub-array.
For the data retention analysis, the stored information is repeatedly read back at regular
intervals of time while the chip undergoes temperature variations. The performance
of various readout metrics were compared and their bit-error rate (BER) analyzed. It
has been demonstrated that with optimal level-placement, reliable MLC operation is
achievable, with the performance of non-resistance based metrics being an order of
magnitude better than that of the low-ﬁeld electrical resistance metric.
Finally, the feasibility of reliable 3-bits/cell (Triple-level cell, TLC) storage with a data
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retention of approximately 1 day was also presented. The demonstration is the ﬁrst of its
kind and provides valuable insights into and information on the data retention behavior
of the readout metrics in PCM arrays, which is necessary for establishing the viability of
MLC PCM technology in the near future.
6.2 Summary of contributions in this thesis
I summarize the various contributions which I have made in the fulﬁllment of this thesis. In
the preceding chapters, I have made the following contributions with respect to the modeling
and reliability framework for MLC PCM:
1. DeviceModeling:
• In Chapter 2, I devised a comprehensive FEM based thermoelectric model for
capturing the thermoelectric effects in nano-scale PCM devices.
• Various physical aspects governing the device operation were developed and im-
plemented in COMSOL Multiphysics.
• In Chapter 3, I conceived the compact electro-thermal model approach to quickly
evaluate the temperature distribution within the PCM arrays, mainly focusing on
the thermal disturb analysis
• I proposed novel device-design based on the numerous insights I obtained from
the thermoelectric model for PCM devices.
2. Metrics and Architectures for MLC PCM:
• In Chapter 4, I proposed a novel readout architecture for the extraction of drift-
resilient readout metrics in MLC PCM storage.
• I optimized the readout circuit design presented for power and speed, while still
maintaining the required ﬂexibility for exploration of the non-resistance based
metric schemes.
• I characterized the prototype chip fabricated using a FPGA-based hardware char-
acterization platform. The performance of the readout circuitry in terms of access
time (450 ns) and the accuracy of the readout data (5-bit effective ADC resolution)
were investigated.
• I was instrumental in the design and implementation of the iterative programming
algorithms for MLC programming.
• I contributed signiﬁcantly in the top-level design of the prototype chips in terms of
the chip interface, design of the digital controller, array address decoders, various
test point buffers, and output for monitoring the internal chip signals, etc.
• I was involved in the circuit design implementation for the eM-metric extraction.
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3. Reliability analysis of MLC PCM:
• In Chapter 5, I investigated and also demonstrated reliable MLC storage over
an ensemble of 64k cells PCM sub-array, which had been subjected to a million
endurance cycles and temperature variations.
• I devised the temperature control component of the experimental characterization
platform for inducing temperature variations across the prototype chip.
• I implemented various routines and procedures in the FPGA-based hardware
characterization platform for the emulation and extraction of various performance
based aspects of the prototype chip.
• I also demonstrated the feasibility of 3 bits/cell in PCM arrays by optimal level
placement, provided that temperature variations can be kept under control.
This thesis has been performed under the framework of the IBM-SK Hynix Joint-Development
Agreement (JDA) for PCRAM commercialization. This project aims to develop the ﬁrst com-
mercial MLC PCM chip with multi-gigabit capacity for mass production. Novel CMOS circuit
implementation of the READ and programming architectures for MLC operation and various
aspects in designing the prototype chip are all the result of the close collaborative efforts
between the design engineers at IBM Research in Zurich, IBM T. J. Watson Research and
SK-Hynix. The devices and prototype chips used for the experimental measurements are all
fabricated by our colleagues at the IBM T. J. Watson Research center.
6.3 Impact of this Research
Publications: The work done in this thesis has resulted in various research publications.
The novel readout architecture proposed in Chapter 4 was presented at the Asian Solid-State
Circuits Conference (A-SSCC), Taiwan 2014 [Athmanathan et al., 2014]. The comprehensive
thermoelectric model described in Chapter 2 and Chapter 3 was accepted and will be pre-
sented at the International Conference on Simulation of Semiconductor Processes and Devices
(SISPAD), USA 2015 [Athmanathan et al., 2015]. The MLC and TLC reliability and data retention
demonstrations in Chapter 5 has been accepted for publications in the December 2015 issue
of the IEEE Journal on Emerging and Selected Topics in Circuits and Systems, to be published
in Dec. 2015 [Athmanathan et al., 2015]. The readout scheme for M-metric extraction and
the compact electro-thermal model for thermal disturb studies were well received at the
European\Phase Change and Ovonics Symposia in Zürich 2011 & Berlin 2013, respectively. The
work on thermoelectric modeling was presented as invited talk at the International Workshop
on Semiconductor Memory Modeling, Italy 2013.
In addition to the above, many other research papers directly based on the contributions
of this thesis have presented at major conference and published. For instance, I closely
worked with my mentor Dr. Milos Stanisavljevic at IBM Research - Zurich in developing
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the enhanced version of the drift-resilient metric for reliable storage and data retention at
elevated temperatures in Chapter 5, which was presented at the International Reliability
Physics Symposium (IRPS), USA, 2015 [Stanisavljevic et al., 2015]. A slightly modiﬁed version of
the readout architecture proposed in Chapter 4 was accepted for presentation at the Custom
Integrated Circuits Conference (CICC), USA, 2015 [Cheon et al., 2015].
Patents: A patent application was ﬁled for the device design for thermoelectric heat con-
ﬁnement under the title MEMORY DEVICE AND METHOD FOR THERMOELECTRIC HEAT
CONFINEMENT. The idea of MLC capability using thermoelectric was published as an IBM
Research report.
Drift-resilient readoutmetrics: A special mention must be made about the impact of the
work on the drift-resilient metrics in this thesis. The proposed novel readout circuit architec-
tures for the extraction of the drift-immune readout metrics was used as the readout scheme
for the multi-gigabit PCM chip integrated at 2x nm technology node with 64 nm technology
for the programming and readout electronics. This is the ﬁrst high density MLC PCM chip in
the industry, fabricated at state-of-the-art technology node.
6.4 FutureWork
The following research directions may be explored in the future to build upon the work
performed during the course of this thesis:
1. Enhancements to the thermoelectric model: The proposed model is capable of cap-
turing the efﬁciency of the device in terms of the heating contributions from the ther-
moelectric physics for any input power applied. The model can be enhanced further
by coupling it with a crystallization model to model and capture the phase-change
switching kinetics. The model can then be used to study the crystal growth velocity,
re-crystallization, etc.
2. Device design andmaterial study: The proposed model can be used to study the per-
formance and characteristics of various device topologies and different combinations
of phase-change materials and electrodes, which can be employed to have PCM devices
with more desirable features. As presented in the section on the novel device-design
ideas, different electrode types and shapes can be explored to increase the signiﬁcance of
thermoelectric physics in an effort to reduce the power required for the RESET operation,
thereby achieving more power-efﬁcient devices.
3. Design optimization for area and power: The proposed readout scheme is capable of
the extraction drift-resilient metrics. Given that the circuitry is designed for a proto-
type chip, the design was both ﬂexible and complex, and therefore the critical design
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components, like the area, power and speed, are not fully optimized. Once the desired
features of the readout schemes are ﬁnalized based on the performance of the PCM
devices, there might be still some scope for design optimization and improvement in
terms of speed and power.
4. Exploration of theMdiff metric: The proposed circuitry offers a ﬂexibility that different
sets of drift-resilient readout metrics can be extracted using this architecture. One par-
ticular drift resilient metric is the differential variant of the M-metric. Owing to the delay
in the fabrication process of PCM devices at the 2x nm technology, the characterization
results presented are only based on the integrated on-chip poly-resistors. Once the
devices fabricated, the same set of experiments should be repeated to measure the PCM
device characteristics, including the performance of the Mdiff metric.
5. ImprovingTLC storage by temperature compensation: It can be observed that reliable
TLC storage is well within the reach of the proposed eM-metric scheme. However, there
exists a strong temperature-dependence of thesemetrics, and thismight be a concern for
closely packed intermediate levels. One way of reducing the ﬂuctuations in the readout
metric is by including a temperature-compensation scheme in the readout architecture.
By sensing the current temperature of the chip during readout, the detection thresholds
can be modiﬁed, thus minimizing the corresponding variations in the readout metric
values.
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